¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 142 97  test plusargs value plusargs JMJS 24.9.5 204 96  color text JMJS 24.7.13 211 95  draw_hexa.v JMJS 10.6.17 2409 94  jmjsxram3.v JMJS 10.4.9 2136 93  Verilog document JMJS 11.1.24 2727 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2273 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3756 90  gtkwave PC version JMJS 09.3.30 2072 89  ncsim option example JMJS 08.12.1 4465 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2075 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6408 86  ncverilog option example JMJS 10.6.8 7887 85  [Verilog]Latch example JMJS 08.12.1 2688 84  Pad verilog example JMJS 01.3.16 4609 83  [ModelSim] vector JMJS 01.3.16 2285 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2583 81  [temp]PIPE JMJS 08.10.2 1938 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2024 79  YCbCr2RGB.v JMJS 10.5.12 2234 78  [VHDL]rom64x8 JMJS 09.3.27 1836 77  [function]vector_compare JMJS 02.6.19 1792 76  [function]vector2integer JMJS 02.6.19 1859 75  [VHDL]ram8x4x8 JMJS 08.12.1 1751 74  [¿¹]shift JMJS 02.6.19 2110 73  test JMJS 09.7.20 1899 72  test JMJS 09.7.20 1687 71  test JMJS 09.7.20 1615 70  test JMJS 09.7.20 1711 69  test JMJS 09.7.20 1757 68  test JMJS 09.7.20 1690 67  test JMJS 09.7.20 1611 66  test JMJS 09.7.20 1561 65  test JMJS 09.7.20 1683 64  test JMJS 09.7.20 1908 63  test JMJS 09.7.20 1916 62  test JMJS 09.7.20 1834 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3634 60  test JMJS 09.7.20 1620 59  test JMJS 09.7.20 1706 58  test JMJS 09.7.20 1684 57  test JMJS 09.7.20 1623 56  test JMJS 09.7.20 1675 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2290 54  [verilog]create_generated_clock JMJS 15.4.28 2280 53  [Verilog]JDIFF JMJS 14.7.4 1542 52  [verilog]parameter definition JMJS 14.3.5 1809 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4767 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2542 49  Verdi JMJS 10.4.22 3217 48  draw hexa JMJS 10.4.9 1888 47  asfifo - Async FIFO JMJS 10.4.8 1707 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3367 45  synplify batch JMJS 10.3.8 2468 44  ÀüÀڽðè Type A JMJS 08.11.28 1981 43  I2C Webpage JMJS 08.2.25 1831 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 5989 41  [Verilog]vstring JMJS 17.9.27 2069 40  Riviera Simple Case JMJS 09.4.29 3203 39  [VHDL]DES Example JMJS 07.6.15 2962 38  [verilog]RAM example JMJS 09.6.5 2728 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2003 36  Jamie's VHDL Handbook JMJS 08.11.28 2660 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3311 34  RTL Job JMJS 09.4.29 2141 33  [VHDL]type example - package TYPES JMJS 06.2.2 1817 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9345 30  [verilog]array_module JMJS 05.12.8 2282 29  [verilog-2001]generate JMJS 05.12.8 3379 28  protected JMJS 05.11.18 2043 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2850 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1886 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2470 23  Array Of Array JMJS 04.8.16 1977 22  dumpfile, dumpvars JMJS 04.7.19 3596 21  Vending Machine Jamie 02.12.16 10071 20  Mini Vending Machine1 Jamie 02.12.10 6943 19  Mini Vending Machine Jamie 02.12.6 9764 18  Key Jamie 02.11.29 4969 17  Stop Watch Jamie 02.11.25 5670 16  Mealy Machine Jamie 02.8.29 6720 15  Moore Machine Jamie 02.8.29 17942 14  Up Down Counter Jamie 02.8.29 4056 13  Up Counter Jamie 02.8.29 2756 12  Edge Detecter Jamie 02.8.29 2958 11  Concept4 Jamie 02.8.28 2101 10  Concept3 Jamie 02.8.28 2051 9  Concept2_1 Jamie 02.8.28 1937 8  Concept2 Jamie 02.8.28 2007 7  Concept1 Jamie 02.8.26 2228 6  Tri State Buffer Jamie 02.8.26 3530 5  8x3 Encoder Jamie 02.8.28 4142 4  3x8 Decoder Jamie 02.8.28 3820 3  4bit Comparator Jamie 02.8.26 3200 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5542 1  Two Input Logic Jamie 02.8.26 2449 [1]