설계이야기

사과장수  Study-HDL  Script Tip  Perl Tip  C Memo  Python  게시물: 93 건, 현재: 1 / 1 쪽 [1] 번호 제       목 작성자 등록일 방문 95  draw_hexa.v JMJS 10.6.17 2329 94  jmjsxram3.v JMJS 10.4.9 2042 93  Verilog document JMJS 11.1.24 2622 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2207 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3709 90  gtkwave PC version JMJS 09.3.30 1966 89  ncsim option example JMJS 08.12.1 4378 88  [영상]keywords for web search JMJS 08.12.1 1995 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6381 86  ncverilog option example JMJS 10.6.8 7785 85  [Verilog]Latch example JMJS 08.12.1 2581 84  Pad verilog example JMJS 01.3.16 4573 83  [ModelSim] vector JMJS 01.3.16 2203 82  RTL Code 분석순서 JMJS 09.4.29 2483 81  [temp]PIPE JMJS 08.10.2 1844 80  [temp]always-forever 무한루프 JMJS 08.10.2 1933 79  YCbCr2RGB.v JMJS 10.5.12 2129 78  [VHDL]rom64x8 JMJS 09.3.27 1729 77  [function]vector_compare JMJS 02.6.19 1688 76  [function]vector2integer JMJS 02.6.19 1784 75  [VHDL]ram8x4x8 JMJS 08.12.1 1642 74  [예]shift JMJS 02.6.19 2010 73  test JMJS 09.7.20 1762 72  test JMJS 09.7.20 1582 71  test JMJS 09.7.20 1515 70  test JMJS 09.7.20 1610 69  test JMJS 09.7.20 1658 68  test JMJS 09.7.20 1567 67  test JMJS 09.7.20 1476 66  test JMJS 09.7.20 1452 65  test JMJS 09.7.20 1547 64  test JMJS 09.7.20 1832 63  test JMJS 09.7.20 1818 62  test JMJS 09.7.20 1736 61  VHDL의 연산자 우선순위 JMJS 09.7.20 3685 60  test JMJS 09.7.20 1491 59  test JMJS 09.7.20 1558 58  test JMJS 09.7.20 1597 57  test JMJS 09.7.20 1523 56  test JMJS 09.7.20 1562 55  verilog 학과 샘플강의 JMJS 16.5.30 2310 54  [verilog]create_generated_clock JMJS 15.4.28 2204 53  [Verilog]JDIFF JMJS 14.7.4 1447 52  [verilog]parameter definition JMJS 14.3.5 1709 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4687 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2469 49  Verdi JMJS 10.4.22 3151 48  draw hexa JMJS 10.4.9 1786 47  asfifo - Async FIFO JMJS 10.4.8 1606 46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 3298 45  synplify batch JMJS 10.3.8 2365 44  전자시계 Type A JMJS 08.11.28 1854 43  I2C Webpage JMJS 08.2.25 1731 42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 6227 41  [Verilog]vstring JMJS 17.9.27 1995 40  Riviera Simple Case JMJS 09.4.29 3162 39  [VHDL]DES Example JMJS 07.6.15 2854 38  [verilog]RAM example JMJS 09.6.5 2657 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1870 36  Jamie's VHDL Handbook JMJS 08.11.28 2518 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3165 34  RTL Job JMJS 09.4.29 2020 33  [VHDL]type example - package TYPES JMJS 06.2.2 1708 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9728 30  [verilog]array_module JMJS 05.12.8 2089 29  [verilog-2001]generate JMJS 05.12.8 3362 28  protected JMJS 05.11.18 1923 27  design에 latch가 있으면 안되나요? JMJS 09.7.20 2759 26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 1792 25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 2339 23  Array Of Array JMJS 04.8.16 1924 22  dumpfile, dumpvars JMJS 04.7.19 3549 21  Vending Machine Jamie 02.12.16 10160 20  Mini Vending Machine1 Jamie 02.12.10 6859 19  Mini Vending Machine Jamie 02.12.6 9793 18  Key Jamie 02.11.29 4943 17  Stop Watch Jamie 02.11.25 5706 16  Mealy Machine Jamie 02.8.29 6690 15  Moore Machine Jamie 02.8.29 17406 14  Up Down Counter Jamie 02.8.29 3926 13  Up Counter Jamie 02.8.29 2638 12  Edge Detecter Jamie 02.8.29 2892 11  Concept4 Jamie 02.8.28 2007 10  Concept3 Jamie 02.8.28 1945 9  Concept2_1 Jamie 02.8.28 1832 8  Concept2 Jamie 02.8.28 1895 7  Concept1 Jamie 02.8.26 2140 6  Tri State Buffer Jamie 02.8.26 3430 5  8x3 Encoder Jamie 02.8.28 4079 4  3x8 Decoder Jamie 02.8.28 3773 3  4bit Comparator Jamie 02.8.26 3139 2  가위 바위 보 게임 Jamie 02.8.26 5562 1  Two Input Logic Jamie 02.8.26 2368 [1]