¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 95 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 97  test plusargs value plusargs JMJS 24.9.5 49 96  color text JMJS 24.7.13 59 95  draw_hexa.v JMJS 10.6.17 2258 94  jmjsxram3.v JMJS 10.4.9 1990 93  Verilog document JMJS 11.1.24 2576 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2133 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3609 90  gtkwave PC version JMJS 09.3.30 1937 89  ncsim option example JMJS 08.12.1 4308 88  [¿µ»ó]keywords for web search JMJS 08.12.1 1939 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6264 86  ncverilog option example JMJS 10.6.8 7717 85  [Verilog]Latch example JMJS 08.12.1 2546 84  Pad verilog example JMJS 01.3.16 4464 83  [ModelSim] vector JMJS 01.3.16 2146 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2442 81  [temp]PIPE JMJS 08.10.2 1806 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 1892 79  YCbCr2RGB.v JMJS 10.5.12 2092 78  [VHDL]rom64x8 JMJS 09.3.27 1701 77  [function]vector_compare JMJS 02.6.19 1660 76  [function]vector2integer JMJS 02.6.19 1729 75  [VHDL]ram8x4x8 JMJS 08.12.1 1619 74  [¿¹]shift JMJS 02.6.19 1964 73  test JMJS 09.7.20 1774 72  test JMJS 09.7.20 1556 71  test JMJS 09.7.20 1488 70  test JMJS 09.7.20 1584 69  test JMJS 09.7.20 1616 68  test JMJS 09.7.20 1551 67  test JMJS 09.7.20 1477 66  test JMJS 09.7.20 1428 65  test JMJS 09.7.20 1549 64  test JMJS 09.7.20 1784 63  test JMJS 09.7.20 1783 62  test JMJS 09.7.20 1704 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3500 60  test JMJS 09.7.20 1491 59  test JMJS 09.7.20 1573 58  test JMJS 09.7.20 1557 57  test JMJS 09.7.20 1496 56  test JMJS 09.7.20 1545 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2157 54  [verilog]create_generated_clock JMJS 15.4.28 2144 53  [Verilog]JDIFF JMJS 14.7.4 1410 52  [verilog]parameter definition JMJS 14.3.5 1679 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4637 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2403 49  Verdi JMJS 10.4.22 3056 48  draw hexa JMJS 10.4.9 1750 47  asfifo - Async FIFO JMJS 10.4.8 1581 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3230 45  synplify batch JMJS 10.3.8 2338 44  ÀüÀڽðè Type A JMJS 08.11.28 1853 43  I2C Webpage JMJS 08.2.25 1697 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 5855 41  [Verilog]vstring JMJS 17.9.27 1936 40  Riviera Simple Case JMJS 09.4.29 3075 39  [VHDL]DES Example JMJS 07.6.15 2827 38  [verilog]RAM example JMJS 09.6.5 2602 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1870 36  Jamie's VHDL Handbook JMJS 08.11.28 2533 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3173 34  RTL Job JMJS 09.4.29 2006 33  [VHDL]type example - package TYPES JMJS 06.2.2 1689 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9206 30  [verilog]array_module JMJS 05.12.8 2118 29  [verilog-2001]generate JMJS 05.12.8 3245 28  protected JMJS 05.11.18 1911 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2718 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1761 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2338 23  Array Of Array JMJS 04.8.16 1856 22  dumpfile, dumpvars JMJS 04.7.19 3469 21  Vending Machine Jamie 02.12.16 9941 20  Mini Vending Machine1 Jamie 02.12.10 6806 19  Mini Vending Machine Jamie 02.12.6 9605 18  Key Jamie 02.11.29 4839 17  Stop Watch Jamie 02.11.25 5547 16  Mealy Machine Jamie 02.8.29 6592 15  Moore Machine Jamie 02.8.29 17731 14  Up Down Counter Jamie 02.8.29 3907 13  Up Counter Jamie 02.8.29 2626 12  Edge Detecter Jamie 02.8.29 2825 11  Concept4 Jamie 02.8.28 1970 10  Concept3 Jamie 02.8.28 1922 9  Concept2_1 Jamie 02.8.28 1811 8  Concept2 Jamie 02.8.28 1880 7  Concept1 Jamie 02.8.26 2087 6  Tri State Buffer Jamie 02.8.26 3397 5  8x3 Encoder Jamie 02.8.28 3999 4  3x8 Decoder Jamie 02.8.28 3662 3  4bit Comparator Jamie 02.8.26 3068 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5421 1  Two Input Logic Jamie 02.8.26 2326 [1]