¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 405 97  test plusargs value plusargs JMJS 24.9.5 413 96  color text JMJS 24.7.13 468 95  draw_hexa.v JMJS 10.6.17 2615 94  jmjsxram3.v JMJS 10.4.9 2612 93  Verilog document JMJS 11.1.24 3176 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2794 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4205 90  gtkwave PC version JMJS 09.3.30 2590 89  ncsim option example JMJS 08.12.1 4948 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2549 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6610 86  ncverilog option example JMJS 10.6.8 8419 85  [Verilog]Latch example JMJS 08.12.1 3157 84  Pad verilog example JMJS 01.3.16 5091 83  [ModelSim] vector JMJS 01.3.16 2773 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 3014 81  [temp]PIPE JMJS 08.10.2 2422 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2510 79  YCbCr2RGB.v JMJS 10.5.12 2648 78  [VHDL]rom64x8 JMJS 09.3.27 2214 77  [function]vector_compare JMJS 02.6.19 2071 76  [function]vector2integer JMJS 02.6.19 2344 75  [VHDL]ram8x4x8 JMJS 08.12.1 2029 74  [¿¹]shift JMJS 02.6.19 2501 73  test JMJS 09.7.20 2379 72  test JMJS 09.7.20 1857 71  test JMJS 09.7.20 2116 70  test JMJS 09.7.20 2194 69  test JMJS 09.7.20 2235 68  test JMJS 09.7.20 2168 67  test JMJS 09.7.20 2107 66  test JMJS 09.7.20 2073 65  test JMJS 09.7.20 2196 64  test JMJS 09.7.20 2342 63  test JMJS 09.7.20 2409 62  test JMJS 09.7.20 2315 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 4086 60  test JMJS 09.7.20 1786 59  test JMJS 09.7.20 2244 58  test JMJS 09.7.20 2139 57  test JMJS 09.7.20 2090 56  test JMJS 09.7.20 2153 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2492 54  [verilog]create_generated_clock JMJS 15.4.28 2505 53  [Verilog]JDIFF JMJS 14.7.4 1970 52  [verilog]parameter definition JMJS 14.3.5 2247 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5206 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2785 49  Verdi JMJS 10.4.22 3732 48  draw hexa JMJS 10.4.9 2150 47  asfifo - Async FIFO JMJS 10.4.8 2021 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3730 45  synplify batch JMJS 10.3.8 2931 44  ÀüÀڽðè Type A JMJS 08.11.28 2473 43  I2C Webpage JMJS 08.2.25 2296 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6311 41  [Verilog]vstring JMJS 17.9.27 2452 40  Riviera Simple Case JMJS 09.4.29 3574 39  [VHDL]DES Example JMJS 07.6.15 3469 38  [verilog]RAM example JMJS 09.6.5 3236 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2470 36  Jamie's VHDL Handbook JMJS 08.11.28 3140 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3746 34  RTL Job JMJS 09.4.29 2676 33  [VHDL]type example - package TYPES JMJS 06.2.2 2047 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9787 30  [verilog]array_module JMJS 05.12.8 2707 29  [verilog-2001]generate JMJS 05.12.8 3827 28  protected JMJS 05.11.18 2527 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3209 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2153 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2846 23  Array Of Array JMJS 04.8.16 2373 22  dumpfile, dumpvars JMJS 04.7.19 4076 21  Vending Machine Jamie 02.12.16 10519 20  Mini Vending Machine1 Jamie 02.12.10 7415 19  Mini Vending Machine Jamie 02.12.6 10187 18  Key Jamie 02.11.29 5405 17  Stop Watch Jamie 02.11.25 5884 16  Mealy Machine Jamie 02.8.29 7134 15  Moore Machine Jamie 02.8.29 18530 14  Up Down Counter Jamie 02.8.29 4542 13  Up Counter Jamie 02.8.29 3219 12  Edge Detecter Jamie 02.8.29 3411 11  Concept4 Jamie 02.8.28 2292 10  Concept3 Jamie 02.8.28 2482 9  Concept2_1 Jamie 02.8.28 2330 8  Concept2 Jamie 02.8.28 2414 7  Concept1 Jamie 02.8.26 2410 6  Tri State Buffer Jamie 02.8.26 4065 5  8x3 Encoder Jamie 02.8.28 4648 4  3x8 Decoder Jamie 02.8.28 4261 3  4bit Comparator Jamie 02.8.26 3626 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5713 1  Two Input Logic Jamie 02.8.26 2879 [1]