LogIn E-mail
¼³°èÀ̾߱â
[verilog]sformat fopen fscanf fwrite fclose
# 51 JMJS    12.1.31 15:43

module test;
reg     [80*8-1:0]      fi_name,fo_name;
integer fi,fo;
integer f,j,i;
integer r;
reg     [23:0]  iData;
reg     [ 7:0]  Ro,Go,Bo;
initial begin
        for(f=1;f<=100;f=f+1) begin
                $display("Frame %1d ...",f);
                $sformat(fi_name,"IN/0_INPUT_%1d.DAT",f);
                $sformat(fo_name,"OUT/1_OUTPUT_%1d.OUT",f);
                $display("fi_name:%20s",fi_name);
                fi= $fopen(fi_name,"r");
                fo= $fopen(fo_name,"w");
                for(j=0;j<1600;j=j+1) begin
                        for(i=0;i<2560;i=i+1) begin
                                r=$fscanf(fi,"%h\n",iData);
                                {Ro,Go,Bo}=iData;
                                $fwrite(fo,"%X\n",{Bo,Ro,Go});
                        end
                end
                $fclose(fi);
                $fclose(fo);
        end
end
endmodule

#-------------------------------------------#
#!/usr/bin/perl
for($f=1;$f<=2;$f++) {
        printf("Frame %d ...\n",$f);
        open(O,">IN/0_INPUT_$f.DAT");
        for($j=0;$j<1600;$j++) {
                for($i=0;$i<2560;$i++) {
                        printf O ("%02x%02x%02x\n",$f,$j%256,$i%256);
                }
        }
        close(O);
}

÷ºÎÆÄÀÏ: sformat_test_tar.gz
°Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
98  interface JMJS 25.1.20 257
97  test plusargs value plusargs JMJS 24.9.5 304
96  color text JMJS 24.7.13 311
95  draw_hexa.v JMJS 10.6.17 2509
94  jmjsxram3.v JMJS 10.4.9 2283
93  Verilog document JMJS 11.1.24 2896
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2481
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3896
90  gtkwave PC version JMJS 09.3.30 2255
89  ncsim option example JMJS 08.12.1 4622
88  [¿µ»ó]keywords for web search JMJS 08.12.1 2257
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6497
86  ncverilog option example JMJS 10.6.8 8089
85  [Verilog]Latch example JMJS 08.12.1 2840
84  Pad verilog example JMJS 01.3.16 4753
83  [ModelSim] vector JMJS 01.3.16 2449
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2727
81  [temp]PIPE JMJS 08.10.2 2102
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2195
79  YCbCr2RGB.v JMJS 10.5.12 2386
78  [VHDL]rom64x8 JMJS 09.3.27 1968
77  [function]vector_compare JMJS 02.6.19 1875
76  [function]vector2integer JMJS 02.6.19 2016
75  [VHDL]ram8x4x8 JMJS 08.12.1 1851
74  [¿¹]shift JMJS 02.6.19 2261
73  test JMJS 09.7.20 2061
72  test JMJS 09.7.20 1760
71  test JMJS 09.7.20 1767
70  test JMJS 09.7.20 1865
69  test JMJS 09.7.20 1908
68  test JMJS 09.7.20 1851
67  test JMJS 09.7.20 1778
66  test JMJS 09.7.20 1754
65  test JMJS 09.7.20 1848
64  test JMJS 09.7.20 2055
63  test JMJS 09.7.20 2070
62  test JMJS 09.7.20 1990
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3799
60  test JMJS 09.7.20 1693
59  test JMJS 09.7.20 1861
58  test JMJS 09.7.20 1838
57  test JMJS 09.7.20 1792
56  test JMJS 09.7.20 1843
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2385
54  [verilog]create_generated_clock JMJS 15.4.28 2359
53  [Verilog]JDIFF JMJS 14.7.4 1634
52  [verilog]parameter definition JMJS 14.3.5 1941
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4898
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2621
49  Verdi JMJS 10.4.22 3407
48  draw hexa JMJS 10.4.9 1984
47  asfifo - Async FIFO JMJS 10.4.8 1853
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3505
45  synplify batch JMJS 10.3.8 2623
44  ÀüÀڽðè Type A JMJS 08.11.28 2143
43  I2C Webpage JMJS 08.2.25 1977
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 6137
41  [Verilog]vstring JMJS 17.9.27 2212
40  Riviera Simple Case JMJS 09.4.29 3324
39  [VHDL]DES Example JMJS 07.6.15 3133
38  [verilog]RAM example JMJS 09.6.5 2894
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2170
36  Jamie's VHDL Handbook JMJS 08.11.28 2833
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3452
34  RTL Job JMJS 09.4.29 2300
33  [VHDL]type example - package TYPES JMJS 06.2.2 1910
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9501
30  [verilog]array_module JMJS 05.12.8 2418
29  [verilog-2001]generate JMJS 05.12.8 3529
28  protected JMJS 05.11.18 2190
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2985
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1963
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2612
23  Array Of Array JMJS 04.8.16 2130
22  dumpfile, dumpvars JMJS 04.7.19 3754
21  Vending Machine Jamie 02.12.16 10215
20  Mini Vending Machine1 Jamie 02.12.10 7095
19  Mini Vending Machine Jamie 02.12.6 9946
18  Key Jamie 02.11.29 5115
17  Stop Watch Jamie 02.11.25 5749
16  Mealy Machine Jamie 02.8.29 6861
15  Moore Machine Jamie 02.8.29 18172
14  Up Down Counter Jamie 02.8.29 4206
13  Up Counter Jamie 02.8.29 2890
12  Edge Detecter Jamie 02.8.29 3118
11  Concept4 Jamie 02.8.28 2174
10  Concept3 Jamie 02.8.28 2204
9  Concept2_1 Jamie 02.8.28 2090
8  Concept2 Jamie 02.8.28 2188
7  Concept1 Jamie 02.8.26 2328
6  Tri State Buffer Jamie 02.8.26 3695
5  8x3 Encoder Jamie 02.8.28 4305
4  3x8 Decoder Jamie 02.8.28 3966
3  4bit Comparator Jamie 02.8.26 3345
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5619
1  Two Input Logic Jamie 02.8.26 2586
[1]