LogIn E-mail
¼³°èÀ̾߱â
Concept3
# 10 Jamie    02.8.28 16:39

1.Spec

À̹ø¿¡ ¼³¸íÇÒ conceptÀº data°¡ Ãâ·ÂµÉ ¶§ÀÇ clkÀÇ ¼øÀ§ÀÔ´Ï´Ù.
Block Diagram¿¡¼­ º¸µíÀÌ con signal¿¡ ¼±ÅÃµÈ ÀÔ·Â data°¡ clkÀÇ »ó½Â trigger¿¡¼­
Ãâ·ÂµË´Ï´Ù.
À̰ÍÀº ³ªÁß¿¡ °øºÎÇÒ flip flop°ú °ü·ÃµÈ ¾ÆÁÖ Áß¿äÇÑ °³³äÀÌÁö¿ä.
source¿Í block diagramÀ» ºñ±³Çϸ鼭 °øºÎÇϼ¼¿ä.

2.Input/Output



3.Timing



4.Block Diagram



5.RTL Code : concept3.vhd
  Test Vector : concept_tb.vhd

°Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
98  interface JMJS 25.1.20 300
97  test plusargs value plusargs JMJS 24.9.5 336
96  color text JMJS 24.7.13 364
95  draw_hexa.v JMJS 10.6.17 2531
94  jmjsxram3.v JMJS 10.4.9 2383
93  Verilog document JMJS 11.1.24 2986
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2565
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3989
90  gtkwave PC version JMJS 09.3.30 2365
89  ncsim option example JMJS 08.12.1 4733
88  [¿µ»ó]keywords for web search JMJS 08.12.1 2335
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6535
86  ncverilog option example JMJS 10.6.8 8190
85  [Verilog]Latch example JMJS 08.12.1 2930
84  Pad verilog example JMJS 01.3.16 4876
83  [ModelSim] vector JMJS 01.3.16 2550
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2817
81  [temp]PIPE JMJS 08.10.2 2206
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2286
79  YCbCr2RGB.v JMJS 10.5.12 2479
78  [VHDL]rom64x8 JMJS 09.3.27 2044
77  [function]vector_compare JMJS 02.6.19 1946
76  [function]vector2integer JMJS 02.6.19 2126
75  [VHDL]ram8x4x8 JMJS 08.12.1 1902
74  [¿¹]shift JMJS 02.6.19 2331
73  test JMJS 09.7.20 2162
72  test JMJS 09.7.20 1781
71  test JMJS 09.7.20 1881
70  test JMJS 09.7.20 1974
69  test JMJS 09.7.20 2020
68  test JMJS 09.7.20 1952
67  test JMJS 09.7.20 1887
66  test JMJS 09.7.20 1840
65  test JMJS 09.7.20 1944
64  test JMJS 09.7.20 2149
63  test JMJS 09.7.20 2182
62  test JMJS 09.7.20 2092
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3877
60  test JMJS 09.7.20 1718
59  test JMJS 09.7.20 1988
58  test JMJS 09.7.20 1919
57  test JMJS 09.7.20 1884
56  test JMJS 09.7.20 1925
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2421
54  [verilog]create_generated_clock JMJS 15.4.28 2394
53  [Verilog]JDIFF JMJS 14.7.4 1739
52  [verilog]parameter definition JMJS 14.3.5 2035
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4966
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2665
49  Verdi JMJS 10.4.22 3502
48  draw hexa JMJS 10.4.9 2041
47  asfifo - Async FIFO JMJS 10.4.8 1906
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3581
45  synplify batch JMJS 10.3.8 2734
44  ÀüÀڽðè Type A JMJS 08.11.28 2242
43  I2C Webpage JMJS 08.2.25 2080
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 6220
41  [Verilog]vstring JMJS 17.9.27 2295
40  Riviera Simple Case JMJS 09.4.29 3384
39  [VHDL]DES Example JMJS 07.6.15 3230
38  [verilog]RAM example JMJS 09.6.5 3007
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2258
36  Jamie's VHDL Handbook JMJS 08.11.28 2920
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3523
34  RTL Job JMJS 09.4.29 2430
33  [VHDL]type example - package TYPES JMJS 06.2.2 1955
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9591
30  [verilog]array_module JMJS 05.12.8 2485
29  [verilog-2001]generate JMJS 05.12.8 3625
28  protected JMJS 05.11.18 2284
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3053
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2050
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2664
23  Array Of Array JMJS 04.8.16 2191
22  dumpfile, dumpvars JMJS 04.7.19 3864
21  Vending Machine Jamie 02.12.16 10302
20  Mini Vending Machine1 Jamie 02.12.10 7179
19  Mini Vending Machine Jamie 02.12.6 10026
18  Key Jamie 02.11.29 5198
17  Stop Watch Jamie 02.11.25 5799
16  Mealy Machine Jamie 02.8.29 6942
15  Moore Machine Jamie 02.8.29 18280
14  Up Down Counter Jamie 02.8.29 4297
13  Up Counter Jamie 02.8.29 2993
12  Edge Detecter Jamie 02.8.29 3211
11  Concept4 Jamie 02.8.28 2219
10  Concept3 Jamie 02.8.28 2283
9  Concept2_1 Jamie 02.8.28 2171
8  Concept2 Jamie 02.8.28 2261
7  Concept1 Jamie 02.8.26 2347
6  Tri State Buffer Jamie 02.8.26 3823
5  8x3 Encoder Jamie 02.8.28 4418
4  3x8 Decoder Jamie 02.8.28 4042
3  4bit Comparator Jamie 02.8.26 3432
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5643
1  Two Input Logic Jamie 02.8.26 2675
[1]