LogIn E-mail
설계이야기
Two Input Logic
# 1 Jamie    02.8.26 23:00

1.Spec

2 input logic회로를 설계해 봅시다.
출력은 입력의 and와 or 그리고 각 입력의 not을 출력하는 logic입니다.

2.Input/Output



3.RTL Code : two_input.vhd
  Test Vector : two_input_tb.vhd

게시물: 93 건, 현재: 1 / 1 쪽
[1]
번호 제       목 작성자 등록일 방문
95  draw_hexa.v JMJS 10.6.17 2050
94  jmjsxram3.v JMJS 10.4.9 1792
93  Verilog document JMJS 11.1.24 2387
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 1941
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3439
90  gtkwave PC version JMJS 09.3.30 1732
89  ncsim option example JMJS 08.12.1 4132
88  [영상]keywords for web search JMJS 08.12.1 1766
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6116
86  ncverilog option example JMJS 10.6.8 7496
85  [Verilog]Latch example JMJS 08.12.1 2351
84  Pad verilog example JMJS 01.3.16 4286
83  [ModelSim] vector JMJS 01.3.16 1964
82  RTL Code 분석순서 JMJS 09.4.29 2254
81  [temp]PIPE JMJS 08.10.2 1632
80  [temp]always-forever 무한루프 JMJS 08.10.2 1697
79  YCbCr2RGB.v JMJS 10.5.12 1912
78  [VHDL]rom64x8 JMJS 09.3.27 1520
77  [function]vector_compare JMJS 02.6.19 1488
76  [function]vector2integer JMJS 02.6.19 1560
75  [VHDL]ram8x4x8 JMJS 08.12.1 1424
74  [예]shift JMJS 02.6.19 1793
73  test JMJS 09.7.20 1555
72  test JMJS 09.7.20 1369
71  test JMJS 09.7.20 1317
70  test JMJS 09.7.20 1406
69  test JMJS 09.7.20 1444
68  test JMJS 09.7.20 1370
67  test JMJS 09.7.20 1283
66  test JMJS 09.7.20 1261
65  test JMJS 09.7.20 1352
64  test JMJS 09.7.20 1624
63  test JMJS 09.7.20 1619
62  test JMJS 09.7.20 1544
61  VHDL의 연산자 우선순위 JMJS 09.7.20 3402
60  test JMJS 09.7.20 1275
59  test JMJS 09.7.20 1368
58  test JMJS 09.7.20 1402
57  test JMJS 09.7.20 1315
56  test JMJS 09.7.20 1368
55  verilog 학과 샘플강의 JMJS 16.5.30 2032
54  [verilog]create_generated_clock JMJS 15.4.28 1969
53  [Verilog]JDIFF JMJS 14.7.4 1238
52  [verilog]parameter definition JMJS 14.3.5 1500
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4457
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2230
49  Verdi JMJS 10.4.22 2866
48  draw hexa JMJS 10.4.9 1586
47  asfifo - Async FIFO JMJS 10.4.8 1414
46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 3086
45  synplify batch JMJS 10.3.8 2175
44  전자시계 Type A JMJS 08.11.28 1671
43  I2C Webpage JMJS 08.2.25 1541
42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 5884
41  [Verilog]vstring JMJS 17.9.27 1779
40  Riviera Simple Case JMJS 09.4.29 2952
39  [VHDL]DES Example JMJS 07.6.15 2656
38  [verilog]RAM example JMJS 09.6.5 2455
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1682
36  Jamie's VHDL Handbook JMJS 08.11.28 2333
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 2962
34  RTL Job JMJS 09.4.29 1820
33  [VHDL]type example - package TYPES JMJS 06.2.2 1513
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9362
30  [verilog]array_module JMJS 05.12.8 1893
29  [verilog-2001]generate JMJS 05.12.8 3109
28  protected JMJS 05.11.18 1716
27  design에 latch가 있으면 안되나요? JMJS 09.7.20 2555
26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 1596
25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 2150
23  Array Of Array JMJS 04.8.16 1715
22  dumpfile, dumpvars JMJS 04.7.19 3347
21  Vending Machine Jamie 02.12.16 9871
20  Mini Vending Machine1 Jamie 02.12.10 6647
19  Mini Vending Machine Jamie 02.12.6 9548
18  Key Jamie 02.11.29 4711
17  Stop Watch Jamie 02.11.25 5427
16  Mealy Machine Jamie 02.8.29 6448
15  Moore Machine Jamie 02.8.29 17087
14  Up Down Counter Jamie 02.8.29 3713
13  Up Counter Jamie 02.8.29 2455
12  Edge Detecter Jamie 02.8.29 2698
11  Concept4 Jamie 02.8.28 1801
10  Concept3 Jamie 02.8.28 1758
9  Concept2_1 Jamie 02.8.28 1646
8  Concept2 Jamie 02.8.28 1721
7  Concept1 Jamie 02.8.26 1945
6  Tri State Buffer Jamie 02.8.26 3241
5  8x3 Encoder Jamie 02.8.28 3879
4  3x8 Decoder Jamie 02.8.28 3562
3  4bit Comparator Jamie 02.8.26 2912
2  가위 바위 보 게임 Jamie 02.8.26 5312
1  Two Input Logic Jamie 02.8.26 2173
[1]