LogIn E-mail
설계이야기
Two Input Logic
# 1 Jamie    02.8.26 23:00

1.Spec

2 input logic회로를 설계해 봅시다.
출력은 입력의 and와 or 그리고 각 입력의 not을 출력하는 logic입니다.

2.Input/Output



3.RTL Code : two_input.vhd
  Test Vector : two_input_tb.vhd

게시물: 93 건, 현재: 1 / 1 쪽
번호 제       목 작성자 등록일 방문
95  draw_hexa.v JMJS 10.6.17 1800
94  jmjsxram3.v JMJS 10.4.9 1578
93  Verilog document JMJS 11.1.24 2129
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 1735
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3121
90  gtkwave PC version JMJS 09.3.30 1561
89  ncsim option example JMJS 08.12.1 3788
88  [영상]keywords for web search JMJS 08.12.1 1538
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 5747
86  ncverilog option example JMJS 10.6.8 6952
85  [Verilog]Latch example JMJS 08.12.1 2149
84  Pad verilog example JMJS 01.3.16 4008
83  [ModelSim] vector JMJS 01.3.16 1747
82  RTL Code 분석순서 JMJS 09.4.29 2020
81  [temp]PIPE JMJS 08.10.2 1447
80  [temp]always-forever 무한루프 JMJS 08.10.2 1490
79  YCbCr2RGB.v JMJS 10.5.12 1684
78  [VHDL]rom64x8 JMJS 09.3.27 1318
77  [function]vector_compare JMJS 02.6.19 1264
76  [function]vector2integer JMJS 02.6.19 1365
75  [VHDL]ram8x4x8 JMJS 08.12.1 1238
74  [예]shift JMJS 02.6.19 1557
73  test JMJS 09.7.20 1336
72  test JMJS 09.7.20 1196
71  test JMJS 09.7.20 1106
70  test JMJS 09.7.20 1246
69  test JMJS 09.7.20 1257
68  test JMJS 09.7.20 1171
67  test JMJS 09.7.20 1095
66  test JMJS 09.7.20 1074
65  test JMJS 09.7.20 1168
64  test JMJS 09.7.20 1307
63  test JMJS 09.7.20 1302
62  test JMJS 09.7.20 1238
61  VHDL의 연산자 우선순위 JMJS 09.7.20 2881
60  test JMJS 09.7.20 1082
59  test JMJS 09.7.20 1175
58  test JMJS 09.7.20 1170
57  test JMJS 09.7.20 1122
56  test JMJS 09.7.20 1204
55  verilog 학과 샘플강의 JMJS 16.5.30 1533
54  [verilog]create_generated_clock JMJS 15.4.28 1611
53  [Verilog]JDIFF JMJS 14.7.4 1064
52  [verilog]parameter definition JMJS 14.3.5 1325
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 3937
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 1979
49  Verdi JMJS 10.4.22 2525
48  draw hexa JMJS 10.4.9 1374
47  asfifo - Async FIFO JMJS 10.4.8 1223
46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 2793
45  synplify batch JMJS 10.3.8 1931
44  전자시계 Type A JMJS 08.11.28 1428
43  I2C Webpage JMJS 08.2.25 1352
42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 4959
41  [Verilog]vstring JMJS 17.9.27 1615
40  Riviera Simple Case JMJS 09.4.29 2581
39  [VHDL]DES Example JMJS 07.6.15 2466
38  [verilog]RAM example JMJS 09.6.5 2212
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1529
36  Jamie's VHDL Handbook JMJS 08.11.28 2143
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 2767
34  RTL Job JMJS 09.4.29 1607
33  [VHDL]type example - package TYPES JMJS 06.2.2 1311
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 8295
30  [verilog]array_module JMJS 05.12.8 1625
29  [verilog-2001]generate JMJS 05.12.8 2853
28  protected JMJS 05.11.18 1479
27  design에 latch가 있으면 안되나요? JMJS 09.7.20 2300
26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 1440
25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 1908
23  Array Of Array JMJS 04.8.16 1526
22  dumpfile, dumpvars JMJS 04.7.19 3010
21  Vending Machine Jamie 02.12.16 9251
20  Mini Vending Machine1 Jamie 02.12.10 6155
19  Mini Vending Machine Jamie 02.12.6 8808
18  Key Jamie 02.11.29 4294
17  Stop Watch Jamie 02.11.25 5062
16  Mealy Machine Jamie 02.8.29 5765
15  Moore Machine Jamie 02.8.29 15684
14  Up Down Counter Jamie 02.8.29 3380
13  Up Counter Jamie 02.8.29 2248
12  Edge Detecter Jamie 02.8.29 2366
11  Concept4 Jamie 02.8.28 1580
10  Concept3 Jamie 02.8.28 1567
9  Concept2_1 Jamie 02.8.28 1455
8  Concept2 Jamie 02.8.28 1537
7  Concept1 Jamie 02.8.26 1736
6  Tri State Buffer Jamie 02.8.26 2989
5  8x3 Encoder Jamie 02.8.28 3443
4  3x8 Decoder Jamie 02.8.28 3182
3  4bit Comparator Jamie 02.8.26 2628
2  가위 바위 보 게임 Jamie 02.8.26 4705
1  Two Input Logic Jamie 02.8.26 1972
[1]