LogIn E-mail
설계이야기
사과장수이야기 
Study-HDL 
Script Tip 
Perl Tip 
C Memo 
Python Memo 
Two Input Logic
# 1 Jamie    02.8.26 23:00

1.Spec

2 input logic회로를 설계해 봅시다.
출력은 입력의 and와 or 그리고 각 입력의 not을 출력하는 logic입니다.

2.Input/Output



3.RTL Code : two_input.vhd
  Test Vector : two_input_tb.vhd
게시물: 95 건, 현재: 1 / 1 쪽
번호 제       목 작성자 등록일 방문
97  test plusargs value plusargs JMJS 24.9.5 6
96  color text JMJS 24.7.13 14
95  draw_hexa.v JMJS 10.6.17 2209
94  jmjsxram3.v JMJS 10.4.9 1939
93  Verilog document JMJS 11.1.24 2525
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2078
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3555
90  gtkwave PC version JMJS 09.3.30 1888
89  ncsim option example JMJS 08.12.1 4258
88  [영상]keywords for web search JMJS 08.12.1 1888
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6213
86  ncverilog option example JMJS 10.6.8 7654
85  [Verilog]Latch example JMJS 08.12.1 2494
84  Pad verilog example JMJS 01.3.16 4409
83  [ModelSim] vector JMJS 01.3.16 2097
82  RTL Code 분석순서 JMJS 09.4.29 2393
81  [temp]PIPE JMJS 08.10.2 1760
80  [temp]always-forever 무한루프 JMJS 08.10.2 1845
79  YCbCr2RGB.v JMJS 10.5.12 2043
78  [VHDL]rom64x8 JMJS 09.3.27 1650
77  [function]vector_compare JMJS 02.6.19 1612
76  [function]vector2integer JMJS 02.6.19 1681
75  [VHDL]ram8x4x8 JMJS 08.12.1 1572
74  [예]shift JMJS 02.6.19 1912
73  test JMJS 09.7.20 1720
72  test JMJS 09.7.20 1509
71  test JMJS 09.7.20 1441
70  test JMJS 09.7.20 1539
69  test JMJS 09.7.20 1571
68  test JMJS 09.7.20 1502
67  test JMJS 09.7.20 1429
66  test JMJS 09.7.20 1381
65  test JMJS 09.7.20 1497
64  test JMJS 09.7.20 1738
63  test JMJS 09.7.20 1735
62  test JMJS 09.7.20 1656
61  VHDL의 연산자 우선순위 JMJS 09.7.20 3449
60  test JMJS 09.7.20 1438
59  test JMJS 09.7.20 1520
58  test JMJS 09.7.20 1510
57  test JMJS 09.7.20 1450
56  test JMJS 09.7.20 1499
55  verilog 학과 샘플강의 JMJS 16.5.30 2114
54  [verilog]create_generated_clock JMJS 15.4.28 2092
53  [Verilog]JDIFF JMJS 14.7.4 1364
52  [verilog]parameter definition JMJS 14.3.5 1631
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4590
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2357
49  Verdi JMJS 10.4.22 2997
48  draw hexa JMJS 10.4.9 1706
47  asfifo - Async FIFO JMJS 10.4.8 1534
46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 3181
45  synplify batch JMJS 10.3.8 2291
44  전자시계 Type A JMJS 08.11.28 1804
43  I2C Webpage JMJS 08.2.25 1653
42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 5802
41  [Verilog]vstring JMJS 17.9.27 1887
40  Riviera Simple Case JMJS 09.4.29 3027
39  [VHDL]DES Example JMJS 07.6.15 2774
38  [verilog]RAM example JMJS 09.6.5 2552
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1818
36  Jamie's VHDL Handbook JMJS 08.11.28 2482
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3116
34  RTL Job JMJS 09.4.29 1955
33  [VHDL]type example - package TYPES JMJS 06.2.2 1637
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9161
30  [verilog]array_module JMJS 05.12.8 2068
29  [verilog-2001]generate JMJS 05.12.8 3198
28  protected JMJS 05.11.18 1858
27  design에 latch가 있으면 안되나요? JMJS 09.7.20 2663
26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 1715
25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 2286
23  Array Of Array JMJS 04.8.16 1810
22  dumpfile, dumpvars JMJS 04.7.19 3426
21  Vending Machine Jamie 02.12.16 9891
20  Mini Vending Machine1 Jamie 02.12.10 6727
19  Mini Vending Machine Jamie 02.12.6 9556
18  Key Jamie 02.11.29 4793
17  Stop Watch Jamie 02.11.25 5504
16  Mealy Machine Jamie 02.8.29 6542
15  Moore Machine Jamie 02.8.29 17670
14  Up Down Counter Jamie 02.8.29 3851
13  Up Counter Jamie 02.8.29 2581
12  Edge Detecter Jamie 02.8.29 2775
11  Concept4 Jamie 02.8.28 1923
10  Concept3 Jamie 02.8.28 1875
9  Concept2_1 Jamie 02.8.28 1758
8  Concept2 Jamie 02.8.28 1833
7  Concept1 Jamie 02.8.26 2039
6  Tri State Buffer Jamie 02.8.26 3346
5  8x3 Encoder Jamie 02.8.28 3947
4  3x8 Decoder Jamie 02.8.28 3613
3  4bit Comparator Jamie 02.8.26 3013
2  가위 바위 보 게임 Jamie 02.8.26 5372
1  Two Input Logic Jamie 02.8.26 2277
[1]