LogIn E-mail
¼³°èÀ̾߱â
Up Counter
# 13 Jamie    02.8.29 13:25

1.Spec

up count¸¦ ¼³°èÇØ º¾½Ã´Ù. ÀÔ·Â bit¼ö´Â 12bitÀÔ´Ï´Ù.
½Ã½ºÅÛ clockÀÎ clkÀÇ »ó½Â¿¡¼­ Ä«¿îÅÍÀÇ Ãâ·Â c_out[11:0]ÀÌ '1'¾¿ Áõ°¡ÇÕ´Ï´Ù.
¸¸¾à rst°¡ '1'À̸é Ä«¿îÅÍÀÇ Ãâ·ÂÀº '0'À¸·Î ÃʱâÈ­ µÇ°í, ±×·¸Áö ¾ÊÀº °æ¿ì
Ä«¿îÅ͸¦ ÇÕ´Ï´Ù,
°¡Àå ±âº»ÀûÀÎ countÀ̹ǷΠ½±°Ô ÀÌÇØÇÒ ¼ö ÀÖÀ» °Ì´Ï´Ù.

2.Input/Output



3.Timing



4.Block Diagram



5.RTL Code : up_count.vhd
  Test Vector : up_count_tb.vhd

°Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
98  interface JMJS 25.1.20 213
97  test plusargs value plusargs JMJS 24.9.5 272
96  color text JMJS 24.7.13 275
95  draw_hexa.v JMJS 10.6.17 2479
94  jmjsxram3.v JMJS 10.4.9 2228
93  Verilog document JMJS 11.1.24 2829
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2420
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3839
90  gtkwave PC version JMJS 09.3.30 2184
89  ncsim option example JMJS 08.12.1 4563
88  [¿µ»ó]keywords for web search JMJS 08.12.1 2192
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6475
86  ncverilog option example JMJS 10.6.8 8034
85  [Verilog]Latch example JMJS 08.12.1 2778
84  Pad verilog example JMJS 01.3.16 4700
83  [ModelSim] vector JMJS 01.3.16 2395
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2678
81  [temp]PIPE JMJS 08.10.2 2038
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2125
79  YCbCr2RGB.v JMJS 10.5.12 2345
78  [VHDL]rom64x8 JMJS 09.3.27 1922
77  [function]vector_compare JMJS 02.6.19 1850
76  [function]vector2integer JMJS 02.6.19 1956
75  [VHDL]ram8x4x8 JMJS 08.12.1 1820
74  [¿¹]shift JMJS 02.6.19 2206
73  test JMJS 09.7.20 2000
72  test JMJS 09.7.20 1741
71  test JMJS 09.7.20 1708
70  test JMJS 09.7.20 1805
69  test JMJS 09.7.20 1848
68  test JMJS 09.7.20 1795
67  test JMJS 09.7.20 1704
66  test JMJS 09.7.20 1689
65  test JMJS 09.7.20 1787
64  test JMJS 09.7.20 1999
63  test JMJS 09.7.20 2016
62  test JMJS 09.7.20 1937
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3739
60  test JMJS 09.7.20 1673
59  test JMJS 09.7.20 1805
58  test JMJS 09.7.20 1774
57  test JMJS 09.7.20 1731
56  test JMJS 09.7.20 1781
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2353
54  [verilog]create_generated_clock JMJS 15.4.28 2334
53  [Verilog]JDIFF JMJS 14.7.4 1599
52  [verilog]parameter definition JMJS 14.3.5 1885
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4840
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2599
49  Verdi JMJS 10.4.22 3345
48  draw hexa JMJS 10.4.9 1955
47  asfifo - Async FIFO JMJS 10.4.8 1807
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3458
45  synplify batch JMJS 10.3.8 2566
44  ÀüÀڽðè Type A JMJS 08.11.28 2082
43  I2C Webpage JMJS 08.2.25 1927
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 6081
41  [Verilog]vstring JMJS 17.9.27 2158
40  Riviera Simple Case JMJS 09.4.29 3282
39  [VHDL]DES Example JMJS 07.6.15 3060
38  [verilog]RAM example JMJS 09.6.5 2828
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2108
36  Jamie's VHDL Handbook JMJS 08.11.28 2771
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3397
34  RTL Job JMJS 09.4.29 2237
33  [VHDL]type example - package TYPES JMJS 06.2.2 1882
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9440
30  [verilog]array_module JMJS 05.12.8 2375
29  [verilog-2001]generate JMJS 05.12.8 3464
28  protected JMJS 05.11.18 2137
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2947
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1942
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2561
23  Array Of Array JMJS 04.8.16 2076
22  dumpfile, dumpvars JMJS 04.7.19 3695
21  Vending Machine Jamie 02.12.16 10155
20  Mini Vending Machine1 Jamie 02.12.10 7043
19  Mini Vending Machine Jamie 02.12.6 9898
18  Key Jamie 02.11.29 5053
17  Stop Watch Jamie 02.11.25 5725
16  Mealy Machine Jamie 02.8.29 6808
15  Moore Machine Jamie 02.8.29 18077
14  Up Down Counter Jamie 02.8.29 4151
13  Up Counter Jamie 02.8.29 2842
12  Edge Detecter Jamie 02.8.29 3060
11  Concept4 Jamie 02.8.28 2152
10  Concept3 Jamie 02.8.28 2154
9  Concept2_1 Jamie 02.8.28 2041
8  Concept2 Jamie 02.8.28 2131
7  Concept1 Jamie 02.8.26 2307
6  Tri State Buffer Jamie 02.8.26 3630
5  8x3 Encoder Jamie 02.8.28 4246
4  3x8 Decoder Jamie 02.8.28 3909
3  4bit Comparator Jamie 02.8.26 3295
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5600
1  Two Input Logic Jamie 02.8.26 2537
[1]