LogIn E-mail
설계이야기
Up Counter
# 13 Jamie    02.8.29 13:25

1.Spec

up count를 설계해 봅시다. 입력 bit수는 12bit입니다.
시스템 clock인 clk의 상승에서 카운터의 출력 c_out[11:0]이 '1'씩 증가합니다.
만약 rst가 '1'이면 카운터의 출력은 '0'으로 초기화 되고, 그렇지 않은 경우
카운터를 합니다,
가장 기본적인 count이므로 쉽게 이해할 수 있을 겁니다.

2.Input/Output



3.Timing



4.Block Diagram



5.RTL Code : up_count.vhd
  Test Vector : up_count_tb.vhd

게시물: 93 건, 현재: 1 / 1 쪽
번호 제       목 작성자 등록일 방문
95  draw_hexa.v JMJS 10.6.17 1986
94  jmjsxram3.v JMJS 10.4.9 1727
93  Verilog document JMJS 11.1.24 2307
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 1887
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3363
90  gtkwave PC version JMJS 09.3.30 1688
89  ncsim option example JMJS 08.12.1 4065
88  [영상]keywords for web search JMJS 08.12.1 1707
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6018
86  ncverilog option example JMJS 10.6.8 7375
85  [Verilog]Latch example JMJS 08.12.1 2307
84  Pad verilog example JMJS 01.3.16 4222
83  [ModelSim] vector JMJS 01.3.16 1911
82  RTL Code 분석순서 JMJS 09.4.29 2199
81  [temp]PIPE JMJS 08.10.2 1575
80  [temp]always-forever 무한루프 JMJS 08.10.2 1641
79  YCbCr2RGB.v JMJS 10.5.12 1859
78  [VHDL]rom64x8 JMJS 09.3.27 1473
77  [function]vector_compare JMJS 02.6.19 1435
76  [function]vector2integer JMJS 02.6.19 1503
75  [VHDL]ram8x4x8 JMJS 08.12.1 1380
74  [예]shift JMJS 02.6.19 1734
73  test JMJS 09.7.20 1507
72  test JMJS 09.7.20 1323
71  test JMJS 09.7.20 1258
70  test JMJS 09.7.20 1365
69  test JMJS 09.7.20 1396
68  test JMJS 09.7.20 1318
67  test JMJS 09.7.20 1236
66  test JMJS 09.7.20 1198
65  test JMJS 09.7.20 1306
64  test JMJS 09.7.20 1568
63  test JMJS 09.7.20 1553
62  test JMJS 09.7.20 1482
61  VHDL의 연산자 우선순위 JMJS 09.7.20 3281
60  test JMJS 09.7.20 1229
59  test JMJS 09.7.20 1318
58  test JMJS 09.7.20 1346
57  test JMJS 09.7.20 1281
56  test JMJS 09.7.20 1327
55  verilog 학과 샘플강의 JMJS 16.5.30 1940
54  [verilog]create_generated_clock JMJS 15.4.28 1911
53  [Verilog]JDIFF JMJS 14.7.4 1197
52  [verilog]parameter definition JMJS 14.3.5 1454
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4360
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2175
49  Verdi JMJS 10.4.22 2749
48  draw hexa JMJS 10.4.9 1540
47  asfifo - Async FIFO JMJS 10.4.8 1373
46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 3001
45  synplify batch JMJS 10.3.8 2121
44  전자시계 Type A JMJS 08.11.28 1612
43  I2C Webpage JMJS 08.2.25 1492
42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 5663
41  [Verilog]vstring JMJS 17.9.27 1726
40  Riviera Simple Case JMJS 09.4.29 2862
39  [VHDL]DES Example JMJS 07.6.15 2607
38  [verilog]RAM example JMJS 09.6.5 2390
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1644
36  Jamie's VHDL Handbook JMJS 08.11.28 2297
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 2916
34  RTL Job JMJS 09.4.29 1761
33  [VHDL]type example - package TYPES JMJS 06.2.2 1454
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 8990
30  [verilog]array_module JMJS 05.12.8 1840
29  [verilog-2001]generate JMJS 05.12.8 3029
28  protected JMJS 05.11.18 1655
27  design에 latch가 있으면 안되나요? JMJS 09.7.20 2491
26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 1562
25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 2100
23  Array Of Array JMJS 04.8.16 1646
22  dumpfile, dumpvars JMJS 04.7.19 3276
21  Vending Machine Jamie 02.12.16 9747
20  Mini Vending Machine1 Jamie 02.12.10 6541
19  Mini Vending Machine Jamie 02.12.6 9392
18  Key Jamie 02.11.29 4629
17  Stop Watch Jamie 02.11.25 5335
16  Mealy Machine Jamie 02.8.29 6264
15  Moore Machine Jamie 02.8.29 16694
14  Up Down Counter Jamie 02.8.29 3626
13  Up Counter Jamie 02.8.29 2415
12  Edge Detecter Jamie 02.8.29 2610
11  Concept4 Jamie 02.8.28 1751
10  Concept3 Jamie 02.8.28 1712
9  Concept2_1 Jamie 02.8.28 1599
8  Concept2 Jamie 02.8.28 1674
7  Concept1 Jamie 02.8.26 1876
6  Tri State Buffer Jamie 02.8.26 3179
5  8x3 Encoder Jamie 02.8.28 3770
4  3x8 Decoder Jamie 02.8.28 3454
3  4bit Comparator Jamie 02.8.26 2843
2  가위 바위 보 게임 Jamie 02.8.26 5202
1  Two Input Logic Jamie 02.8.26 2111
[1]