LogIn E-mail
¼³°èÀ̾߱â
Up Counter
# 13 Jamie    02.8.29 13:25

1.Spec

up count¸¦ ¼³°èÇØ º¾½Ã´Ù. ÀÔ·Â bit¼ö´Â 12bitÀÔ´Ï´Ù.
½Ã½ºÅÛ clockÀÎ clkÀÇ »ó½Â¿¡¼­ Ä«¿îÅÍÀÇ Ãâ·Â c_out[11:0]ÀÌ '1'¾¿ Áõ°¡ÇÕ´Ï´Ù.
¸¸¾à rst°¡ '1'À̸é Ä«¿îÅÍÀÇ Ãâ·ÂÀº '0'À¸·Î ÃʱâÈ­ µÇ°í, ±×·¸Áö ¾ÊÀº °æ¿ì
Ä«¿îÅ͸¦ ÇÕ´Ï´Ù,
°¡Àå ±âº»ÀûÀÎ countÀ̹ǷΠ½±°Ô ÀÌÇØÇÒ ¼ö ÀÖÀ» °Ì´Ï´Ù.

2.Input/Output



3.Timing



4.Block Diagram



5.RTL Code : up_count.vhd
  Test Vector : up_count_tb.vhd

°Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
98  interface JMJS 25.1.20 341
97  test plusargs value plusargs JMJS 24.9.5 355
96  color text JMJS 24.7.13 401
95  draw_hexa.v JMJS 10.6.17 2553
94  jmjsxram3.v JMJS 10.4.9 2485
93  Verilog document JMJS 11.1.24 3076
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2672
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4112
90  gtkwave PC version JMJS 09.3.30 2496
89  ncsim option example JMJS 08.12.1 4845
88  [¿µ»ó]keywords for web search JMJS 08.12.1 2452
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6560
86  ncverilog option example JMJS 10.6.8 8302
85  [Verilog]Latch example JMJS 08.12.1 3042
84  Pad verilog example JMJS 01.3.16 4992
83  [ModelSim] vector JMJS 01.3.16 2675
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2913
81  [temp]PIPE JMJS 08.10.2 2319
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2398
79  YCbCr2RGB.v JMJS 10.5.12 2576
78  [VHDL]rom64x8 JMJS 09.3.27 2122
77  [function]vector_compare JMJS 02.6.19 2003
76  [function]vector2integer JMJS 02.6.19 2241
75  [VHDL]ram8x4x8 JMJS 08.12.1 1948
74  [¿¹]shift JMJS 02.6.19 2423
73  test JMJS 09.7.20 2280
72  test JMJS 09.7.20 1801
71  test JMJS 09.7.20 1999
70  test JMJS 09.7.20 2083
69  test JMJS 09.7.20 2134
68  test JMJS 09.7.20 2076
67  test JMJS 09.7.20 2008
66  test JMJS 09.7.20 1950
65  test JMJS 09.7.20 2076
64  test JMJS 09.7.20 2259
63  test JMJS 09.7.20 2309
62  test JMJS 09.7.20 2186
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3969
60  test JMJS 09.7.20 1730
59  test JMJS 09.7.20 2117
58  test JMJS 09.7.20 2029
57  test JMJS 09.7.20 1989
56  test JMJS 09.7.20 2030
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2440
54  [verilog]create_generated_clock JMJS 15.4.28 2434
53  [Verilog]JDIFF JMJS 14.7.4 1869
52  [verilog]parameter definition JMJS 14.3.5 2137
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5083
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2707
49  Verdi JMJS 10.4.22 3631
48  draw hexa JMJS 10.4.9 2098
47  asfifo - Async FIFO JMJS 10.4.8 1959
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3647
45  synplify batch JMJS 10.3.8 2855
44  ÀüÀڽðè Type A JMJS 08.11.28 2359
43  I2C Webpage JMJS 08.2.25 2181
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 6256
41  [Verilog]vstring JMJS 17.9.27 2375
40  Riviera Simple Case JMJS 09.4.29 3460
39  [VHDL]DES Example JMJS 07.6.15 3349
38  [verilog]RAM example JMJS 09.6.5 3110
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2354
36  Jamie's VHDL Handbook JMJS 08.11.28 3050
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3634
34  RTL Job JMJS 09.4.29 2568
33  [VHDL]type example - package TYPES JMJS 06.2.2 1988
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9685
30  [verilog]array_module JMJS 05.12.8 2588
29  [verilog-2001]generate JMJS 05.12.8 3736
28  protected JMJS 05.11.18 2408
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3119
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2100
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2733
23  Array Of Array JMJS 04.8.16 2276
22  dumpfile, dumpvars JMJS 04.7.19 3977
21  Vending Machine Jamie 02.12.16 10414
20  Mini Vending Machine1 Jamie 02.12.10 7272
19  Mini Vending Machine Jamie 02.12.6 10101
18  Key Jamie 02.11.29 5314
17  Stop Watch Jamie 02.11.25 5831
16  Mealy Machine Jamie 02.8.29 7040
15  Moore Machine Jamie 02.8.29 18374
14  Up Down Counter Jamie 02.8.29 4411
13  Up Counter Jamie 02.8.29 3106
12  Edge Detecter Jamie 02.8.29 3314
11  Concept4 Jamie 02.8.28 2244
10  Concept3 Jamie 02.8.28 2374
9  Concept2_1 Jamie 02.8.28 2267
8  Concept2 Jamie 02.8.28 2353
7  Concept1 Jamie 02.8.26 2362
6  Tri State Buffer Jamie 02.8.26 3964
5  8x3 Encoder Jamie 02.8.28 4508
4  3x8 Decoder Jamie 02.8.28 4140
3  4bit Comparator Jamie 02.8.26 3519
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5656
1  Two Input Logic Jamie 02.8.26 2779
[1]