LogIn E-mail
설계이야기
사과장수이야기 
Study-HDL 
Script Tip 
Perl Tip 
C Memo 
Python Memo 
[Verilog]Latch example
# 85 JMJS    08.12.1 14:11

always @(a,b)
        case(a)
        2'd1: c<=b+1;
        default: c<=c;
endcase
게시물: 96 건, 현재: 1 / 1 쪽
번호 제       목 작성자 등록일 방문
98  interface JMJS 25.1.20 279
97  test plusargs value plusargs JMJS 24.9.5 318
96  color text JMJS 24.7.13 337
95  draw_hexa.v JMJS 10.6.17 2519
94  jmjsxram3.v JMJS 10.4.9 2324
93  Verilog document JMJS 11.1.24 2942
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2511
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3937
90  gtkwave PC version JMJS 09.3.30 2304
89  ncsim option example JMJS 08.12.1 4671
88  [영상]keywords for web search JMJS 08.12.1 2297
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6514
86  ncverilog option example JMJS 10.6.8 8138
85  [Verilog]Latch example JMJS 08.12.1 2885
84  Pad verilog example JMJS 01.3.16 4804
83  [ModelSim] vector JMJS 01.3.16 2493
82  RTL Code 분석순서 JMJS 09.4.29 2759
81  [temp]PIPE JMJS 08.10.2 2148
80  [temp]always-forever 무한루프 JMJS 08.10.2 2241
79  YCbCr2RGB.v JMJS 10.5.12 2421
78  [VHDL]rom64x8 JMJS 09.3.27 1994
77  [function]vector_compare JMJS 02.6.19 1903
76  [function]vector2integer JMJS 02.6.19 2070
75  [VHDL]ram8x4x8 JMJS 08.12.1 1868
74  [예]shift JMJS 02.6.19 2294
73  test JMJS 09.7.20 2105
72  test JMJS 09.7.20 1770
71  test JMJS 09.7.20 1813
70  test JMJS 09.7.20 1914
69  test JMJS 09.7.20 1956
68  test JMJS 09.7.20 1892
67  test JMJS 09.7.20 1824
66  test JMJS 09.7.20 1792
65  test JMJS 09.7.20 1887
64  test JMJS 09.7.20 2098
63  test JMJS 09.7.20 2119
62  test JMJS 09.7.20 2040
61  VHDL의 연산자 우선순위 JMJS 09.7.20 3838
60  test JMJS 09.7.20 1704
59  test JMJS 09.7.20 1908
58  test JMJS 09.7.20 1866
57  test JMJS 09.7.20 1830
56  test JMJS 09.7.20 1873
55  verilog 학과 샘플강의 JMJS 16.5.30 2394
54  [verilog]create_generated_clock JMJS 15.4.28 2374
53  [Verilog]JDIFF JMJS 14.7.4 1677
52  [verilog]parameter definition JMJS 14.3.5 1981
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4922
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2639
49  Verdi JMJS 10.4.22 3447
48  draw hexa JMJS 10.4.9 2008
47  asfifo - Async FIFO JMJS 10.4.8 1878
46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 3541
45  synplify batch JMJS 10.3.8 2681
44  전자시계 Type A JMJS 08.11.28 2184
43  I2C Webpage JMJS 08.2.25 2019
42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 6175
41  [Verilog]vstring JMJS 17.9.27 2243
40  Riviera Simple Case JMJS 09.4.29 3345
39  [VHDL]DES Example JMJS 07.6.15 3174
38  [verilog]RAM example JMJS 09.6.5 2935
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2210
36  Jamie's VHDL Handbook JMJS 08.11.28 2867
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3480
34  RTL Job JMJS 09.4.29 2350
33  [VHDL]type example - package TYPES JMJS 06.2.2 1929
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9545
30  [verilog]array_module JMJS 05.12.8 2451
29  [verilog-2001]generate JMJS 05.12.8 3568
28  protected JMJS 05.11.18 2229
27  design에 latch가 있으면 안되나요? JMJS 09.7.20 3006
26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 1988
25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 2637
23  Array Of Array JMJS 04.8.16 2153
22  dumpfile, dumpvars JMJS 04.7.19 3801
21  Vending Machine Jamie 02.12.16 10246
20  Mini Vending Machine1 Jamie 02.12.10 7133
19  Mini Vending Machine Jamie 02.12.6 9982
18  Key Jamie 02.11.29 5146
17  Stop Watch Jamie 02.11.25 5769
16  Mealy Machine Jamie 02.8.29 6904
15  Moore Machine Jamie 02.8.29 18216
14  Up Down Counter Jamie 02.8.29 4243
13  Up Counter Jamie 02.8.29 2931
12  Edge Detecter Jamie 02.8.29 3159
11  Concept4 Jamie 02.8.28 2197
10  Concept3 Jamie 02.8.28 2242
9  Concept2_1 Jamie 02.8.28 2125
8  Concept2 Jamie 02.8.28 2220
7  Concept1 Jamie 02.8.26 2336
6  Tri State Buffer Jamie 02.8.26 3758
5  8x3 Encoder Jamie 02.8.28 4363
4  3x8 Decoder Jamie 02.8.28 4001
3  4bit Comparator Jamie 02.8.26 3384
2  가위 바위 보 게임 Jamie 02.8.26 5626
1  Two Input Logic Jamie 02.8.26 2618
[1]