LogIn E-mail
설계이야기
사과장수이야기 
Study-HDL 
Script Tip 
Perl Tip 
C Memo 
Python Memo 
[Verilog]Latch example
# 85 JMJS    08.12.1 14:11

always @(a,b)
        case(a)
        2'd1: c<=b+1;
        default: c<=c;
endcase
게시물: 96 건, 현재: 1 / 1 쪽
번호 제       목 작성자 등록일 방문
98  interface JMJS 25.1.20 341
97  test plusargs value plusargs JMJS 24.9.5 355
96  color text JMJS 24.7.13 401
95  draw_hexa.v JMJS 10.6.17 2553
94  jmjsxram3.v JMJS 10.4.9 2485
93  Verilog document JMJS 11.1.24 3076
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2672
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4109
90  gtkwave PC version JMJS 09.3.30 2495
89  ncsim option example JMJS 08.12.1 4844
88  [영상]keywords for web search JMJS 08.12.1 2452
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6560
86  ncverilog option example JMJS 10.6.8 8302
85  [Verilog]Latch example JMJS 08.12.1 3042
84  Pad verilog example JMJS 01.3.16 4991
83  [ModelSim] vector JMJS 01.3.16 2674
82  RTL Code 분석순서 JMJS 09.4.29 2911
81  [temp]PIPE JMJS 08.10.2 2317
80  [temp]always-forever 무한루프 JMJS 08.10.2 2397
79  YCbCr2RGB.v JMJS 10.5.12 2576
78  [VHDL]rom64x8 JMJS 09.3.27 2122
77  [function]vector_compare JMJS 02.6.19 2003
76  [function]vector2integer JMJS 02.6.19 2240
75  [VHDL]ram8x4x8 JMJS 08.12.1 1948
74  [예]shift JMJS 02.6.19 2423
73  test JMJS 09.7.20 2280
72  test JMJS 09.7.20 1801
71  test JMJS 09.7.20 1998
70  test JMJS 09.7.20 2083
69  test JMJS 09.7.20 2134
68  test JMJS 09.7.20 2075
67  test JMJS 09.7.20 2007
66  test JMJS 09.7.20 1949
65  test JMJS 09.7.20 2075
64  test JMJS 09.7.20 2259
63  test JMJS 09.7.20 2308
62  test JMJS 09.7.20 2185
61  VHDL의 연산자 우선순위 JMJS 09.7.20 3968
60  test JMJS 09.7.20 1730
59  test JMJS 09.7.20 2116
58  test JMJS 09.7.20 2029
57  test JMJS 09.7.20 1989
56  test JMJS 09.7.20 2029
55  verilog 학과 샘플강의 JMJS 16.5.30 2440
54  [verilog]create_generated_clock JMJS 15.4.28 2434
53  [Verilog]JDIFF JMJS 14.7.4 1869
52  [verilog]parameter definition JMJS 14.3.5 2136
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5082
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2707
49  Verdi JMJS 10.4.22 3630
48  draw hexa JMJS 10.4.9 2098
47  asfifo - Async FIFO JMJS 10.4.8 1959
46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 3647
45  synplify batch JMJS 10.3.8 2855
44  전자시계 Type A JMJS 08.11.28 2357
43  I2C Webpage JMJS 08.2.25 2181
42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 6256
41  [Verilog]vstring JMJS 17.9.27 2375
40  Riviera Simple Case JMJS 09.4.29 3460
39  [VHDL]DES Example JMJS 07.6.15 3349
38  [verilog]RAM example JMJS 09.6.5 3109
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2353
36  Jamie's VHDL Handbook JMJS 08.11.28 3050
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3632
34  RTL Job JMJS 09.4.29 2566
33  [VHDL]type example - package TYPES JMJS 06.2.2 1988
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9684
30  [verilog]array_module JMJS 05.12.8 2588
29  [verilog-2001]generate JMJS 05.12.8 3736
28  protected JMJS 05.11.18 2407
27  design에 latch가 있으면 안되나요? JMJS 09.7.20 3119
26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 2099
25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 2733
23  Array Of Array JMJS 04.8.16 2275
22  dumpfile, dumpvars JMJS 04.7.19 3977
21  Vending Machine Jamie 02.12.16 10414
20  Mini Vending Machine1 Jamie 02.12.10 7271
19  Mini Vending Machine Jamie 02.12.6 10100
18  Key Jamie 02.11.29 5314
17  Stop Watch Jamie 02.11.25 5831
16  Mealy Machine Jamie 02.8.29 7040
15  Moore Machine Jamie 02.8.29 18374
14  Up Down Counter Jamie 02.8.29 4410
13  Up Counter Jamie 02.8.29 3104
12  Edge Detecter Jamie 02.8.29 3314
11  Concept4 Jamie 02.8.28 2244
10  Concept3 Jamie 02.8.28 2373
9  Concept2_1 Jamie 02.8.28 2267
8  Concept2 Jamie 02.8.28 2353
7  Concept1 Jamie 02.8.26 2362
6  Tri State Buffer Jamie 02.8.26 3964
5  8x3 Encoder Jamie 02.8.28 4507
4  3x8 Decoder Jamie 02.8.28 4140
3  4bit Comparator Jamie 02.8.26 3518
2  가위 바위 보 게임 Jamie 02.8.26 5656
1  Two Input Logic Jamie 02.8.26 2778
[1]