LogIn E-mail
설계이야기
[Verilog]Latch example
# 85 JMJS    08.12.1 14:11

always @(a,b)
        case(a)
        2'd1: c<=b+1;
        default: c<=c;
endcase

게시물: 93 건, 현재: 1 / 1 쪽
번호 제       목 작성자 등록일 방문
95  draw_hexa.v JMJS 10.6.17 1778
94  jmjsxram3.v JMJS 10.4.9 1561
93  Verilog document JMJS 11.1.24 2112
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 1724
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3103
90  gtkwave PC version JMJS 09.3.30 1551
89  ncsim option example JMJS 08.12.1 3746
88  [영상]keywords for web search JMJS 08.12.1 1522
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 5719
86  ncverilog option example JMJS 10.6.8 6869
85  [Verilog]Latch example JMJS 08.12.1 2133
84  Pad verilog example JMJS 01.3.16 3987
83  [ModelSim] vector JMJS 01.3.16 1731
82  RTL Code 분석순서 JMJS 09.4.29 2007
81  [temp]PIPE JMJS 08.10.2 1430
80  [temp]always-forever 무한루프 JMJS 08.10.2 1477
79  YCbCr2RGB.v JMJS 10.5.12 1669
78  [VHDL]rom64x8 JMJS 09.3.27 1304
77  [function]vector_compare JMJS 02.6.19 1250
76  [function]vector2integer JMJS 02.6.19 1353
75  [VHDL]ram8x4x8 JMJS 08.12.1 1225
74  [예]shift JMJS 02.6.19 1540
73  test JMJS 09.7.20 1324
72  test JMJS 09.7.20 1183
71  test JMJS 09.7.20 1093
70  test JMJS 09.7.20 1236
69  test JMJS 09.7.20 1246
68  test JMJS 09.7.20 1156
67  test JMJS 09.7.20 1083
66  test JMJS 09.7.20 1062
65  test JMJS 09.7.20 1156
64  test JMJS 09.7.20 1269
63  test JMJS 09.7.20 1266
62  test JMJS 09.7.20 1193
61  VHDL의 연산자 우선순위 JMJS 09.7.20 2836
60  test JMJS 09.7.20 1068
59  test JMJS 09.7.20 1162
58  test JMJS 09.7.20 1155
57  test JMJS 09.7.20 1112
56  test JMJS 09.7.20 1192
55  verilog 학과 샘플강의 JMJS 16.5.30 1470
54  [verilog]create_generated_clock JMJS 15.4.28 1567
53  [Verilog]JDIFF JMJS 14.7.4 1051
52  [verilog]parameter definition JMJS 14.3.5 1312
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 3858
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 1953
49  Verdi JMJS 10.4.22 2503
48  draw hexa JMJS 10.4.9 1349
47  asfifo - Async FIFO JMJS 10.4.8 1208
46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 2775
45  synplify batch JMJS 10.3.8 1911
44  전자시계 Type A JMJS 08.11.28 1389
43  I2C Webpage JMJS 08.2.25 1336
42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 4654
41  [Verilog]vstring JMJS 17.9.27 1575
40  Riviera Simple Case JMJS 09.4.29 2548
39  [VHDL]DES Example JMJS 07.6.15 2452
38  [verilog]RAM example JMJS 09.6.5 2188
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1514
36  Jamie's VHDL Handbook JMJS 08.11.28 2127
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 2752
34  RTL Job JMJS 09.4.29 1580
33  [VHDL]type example - package TYPES JMJS 06.2.2 1296
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 8121
30  [verilog]array_module JMJS 05.12.8 1604
29  [verilog-2001]generate JMJS 05.12.8 2834
28  protected JMJS 05.11.18 1462
27  design에 latch가 있으면 안되나요? JMJS 09.7.20 2269
26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 1427
25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 1887
23  Array Of Array JMJS 04.8.16 1513
22  dumpfile, dumpvars JMJS 04.7.19 2967
21  Vending Machine Jamie 02.12.16 9169
20  Mini Vending Machine1 Jamie 02.12.10 6100
19  Mini Vending Machine Jamie 02.12.6 8719
18  Key Jamie 02.11.29 4240
17  Stop Watch Jamie 02.11.25 5013
16  Mealy Machine Jamie 02.8.29 5714
15  Moore Machine Jamie 02.8.29 15500
14  Up Down Counter Jamie 02.8.29 3353
13  Up Counter Jamie 02.8.29 2234
12  Edge Detecter Jamie 02.8.29 2341
11  Concept4 Jamie 02.8.28 1562
10  Concept3 Jamie 02.8.28 1556
9  Concept2_1 Jamie 02.8.28 1445
8  Concept2 Jamie 02.8.28 1523
7  Concept1 Jamie 02.8.26 1722
6  Tri State Buffer Jamie 02.8.26 2969
5  8x3 Encoder Jamie 02.8.28 3383
4  3x8 Decoder Jamie 02.8.28 3144
3  4bit Comparator Jamie 02.8.26 2598
2  가위 바위 보 게임 Jamie 02.8.26 4620
1  Two Input Logic Jamie 02.8.26 1956
[1]