LogIn E-mail
설계이야기
사과장수이야기 
Study-HDL 
Script Tip 
Perl Tip 
C Memo 
Python Memo 
[Verilog]Latch example
# 85 JMJS    08.12.1 14:11

always @(a,b)
        case(a)
        2'd1: c<=b+1;
        default: c<=c;
endcase
게시물: 96 건, 현재: 1 / 1 쪽
번호 제       목 작성자 등록일 방문
98  interface JMJS 25.1.20 342
97  test plusargs value plusargs JMJS 24.9.5 355
96  color text JMJS 24.7.13 405
95  draw_hexa.v JMJS 10.6.17 2553
94  jmjsxram3.v JMJS 10.4.9 2498
93  Verilog document JMJS 11.1.24 3081
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2685
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4126
90  gtkwave PC version JMJS 09.3.30 2516
89  ncsim option example JMJS 08.12.1 4864
88  [영상]keywords for web search JMJS 08.12.1 2466
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6561
86  ncverilog option example JMJS 10.6.8 8319
85  [Verilog]Latch example JMJS 08.12.1 3054
84  Pad verilog example JMJS 01.3.16 5000
83  [ModelSim] vector JMJS 01.3.16 2684
82  RTL Code 분석순서 JMJS 09.4.29 2933
81  [temp]PIPE JMJS 08.10.2 2335
80  [temp]always-forever 무한루프 JMJS 08.10.2 2414
79  YCbCr2RGB.v JMJS 10.5.12 2584
78  [VHDL]rom64x8 JMJS 09.3.27 2131
77  [function]vector_compare JMJS 02.6.19 2005
76  [function]vector2integer JMJS 02.6.19 2257
75  [VHDL]ram8x4x8 JMJS 08.12.1 1955
74  [예]shift JMJS 02.6.19 2435
73  test JMJS 09.7.20 2290
72  test JMJS 09.7.20 1801
71  test JMJS 09.7.20 2018
70  test JMJS 09.7.20 2094
69  test JMJS 09.7.20 2146
68  test JMJS 09.7.20 2091
67  test JMJS 09.7.20 2029
66  test JMJS 09.7.20 1967
65  test JMJS 09.7.20 2089
64  test JMJS 09.7.20 2267
63  test JMJS 09.7.20 2323
62  test JMJS 09.7.20 2192
61  VHDL의 연산자 우선순위 JMJS 09.7.20 3979
60  test JMJS 09.7.20 1730
59  test JMJS 09.7.20 2130
58  test JMJS 09.7.20 2041
57  test JMJS 09.7.20 1999
56  test JMJS 09.7.20 2048
55  verilog 학과 샘플강의 JMJS 16.5.30 2440
54  [verilog]create_generated_clock JMJS 15.4.28 2436
53  [Verilog]JDIFF JMJS 14.7.4 1887
52  [verilog]parameter definition JMJS 14.3.5 2157
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5100
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2708
49  Verdi JMJS 10.4.22 3638
48  draw hexa JMJS 10.4.9 2099
47  asfifo - Async FIFO JMJS 10.4.8 1963
46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 3653
45  synplify batch JMJS 10.3.8 2862
44  전자시계 Type A JMJS 08.11.28 2377
43  I2C Webpage JMJS 08.2.25 2193
42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 6256
41  [Verilog]vstring JMJS 17.9.27 2380
40  Riviera Simple Case JMJS 09.4.29 3467
39  [VHDL]DES Example JMJS 07.6.15 3362
38  [verilog]RAM example JMJS 09.6.5 3129
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2366
36  Jamie's VHDL Handbook JMJS 08.11.28 3056
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3651
34  RTL Job JMJS 09.4.29 2577
33  [VHDL]type example - package TYPES JMJS 06.2.2 1991
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9694
30  [verilog]array_module JMJS 05.12.8 2592
29  [verilog-2001]generate JMJS 05.12.8 3745
28  protected JMJS 05.11.18 2419
27  design에 latch가 있으면 안되나요? JMJS 09.7.20 3127
26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 2100
25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 2738
23  Array Of Array JMJS 04.8.16 2281
22  dumpfile, dumpvars JMJS 04.7.19 3988
21  Vending Machine Jamie 02.12.16 10422
20  Mini Vending Machine1 Jamie 02.12.10 7283
19  Mini Vending Machine Jamie 02.12.6 10112
18  Key Jamie 02.11.29 5324
17  Stop Watch Jamie 02.11.25 5833
16  Mealy Machine Jamie 02.8.29 7048
15  Moore Machine Jamie 02.8.29 18383
14  Up Down Counter Jamie 02.8.29 4430
13  Up Counter Jamie 02.8.29 3124
12  Edge Detecter Jamie 02.8.29 3323
11  Concept4 Jamie 02.8.28 2246
10  Concept3 Jamie 02.8.28 2381
9  Concept2_1 Jamie 02.8.28 2272
8  Concept2 Jamie 02.8.28 2357
7  Concept1 Jamie 02.8.26 2362
6  Tri State Buffer Jamie 02.8.26 3970
5  8x3 Encoder Jamie 02.8.28 4523
4  3x8 Decoder Jamie 02.8.28 4150
3  4bit Comparator Jamie 02.8.26 3537
2  가위 바위 보 게임 Jamie 02.8.26 5656
1  Two Input Logic Jamie 02.8.26 2791
[1]