LogIn E-mail
설계이야기
asfifo - Async FIFO
# 47 JMJS    10.4.8 01:21

Async FIFO

module asfifo (cw,cr,rstn,we,di,re,do,full,empty);
parameter DW=1,AW=1;
parameter DEP=1<<AW;

input                        rstn,cw,cr,we,re;
input        [DW-1:0]        di;
output        [DW-1:0]        do;
output                        full,empty;

wire        [AW-1:0]        wc,wc2;
cdc_counter #(AW) uCounter (cw,cr,rstn,we,wc,wc2);

reg        [DW-1:0]        mem[0:DEP-1];

integer i;
always @(posedge cw or negedge rstn) begin
        if(!rstn) for(i=0;i<DEP;i=i+1) mem[i]<={DW{1'b0}};
        else if(we) mem[wc]<=di;
end

reg        [AW-1:0]        rc;
always @(posedge cr or negedge rstn) begin
        if(!rstn) rc<={AW{1'b0}};
        else if(re) rc<=rc+1;
end
assign do=mem[rc];

wire        [AW-1:0]        r_w=rc-wc2;
assign empty = (rc==wc2)? 1'b1:1'b0;
assign full  = (!empty&&(r_w<5))? 1'b1:1'b0;

endmodule

module cdc_counter (clka,clkb,rstn,en,ac,bc);
parameter DW=1;
input                 clka,clkb,rstn,en;
output        [DW-1:0] ac,bc;

reg        [DW-1:0] ac;
reg        [   1:0] ac0;
always @(posedge clka or negedge rstn) begin
        if(!rstn) begin
                ac <=2'd0;
                ac0<=2'd0;
        end
        else if(en) begin
                ac <= ac + 2'd1;
                if(ac[0]) ac0[1]<=~ac0[1];
                else          ac0[0]<=~ac0[0];
        end
end

`ifdef CDC_TEST
wire        [   1:0]  bc1;
cdc_ff #(2) uCDC_FF(clkb,rstn,ac0,bc1);
`else //CDC_TEST
reg        [   1:0]  bc1;
always @(posedge clkb or negedge rstn) begin
        if(!rstn) bc1<=2'd0;
        else          bc1<=ac0;
end
`endif //CDC_TEST

reg        [   1:0] bc2, bc3;
wire        [   1:0] ba={1'b0,(bc2[0]^bc3[0])}+{1'b0,(bc2[1]^bc3[1])};
reg        [DW-1:0] bb;
wire        [DW-1:0] bc=bb+{{DW-2{1'b0}},ba};
always @(posedge clkb or negedge rstn) begin
        if(!rstn) begin
                bb<=2'd0; bc3<=2'd0; bc2<=2'd0;
        end
        else begin
                bb<=bc;   bc3<=bc2;  bc2<=bc1;
        end
end
endmodule

`ifdef CDC_TEST
module cdc_ff (clk,rstn,d,q);
parameter DW=1;
input                clk,rstn;
input        [DW-1:0] d;
output        [DW-1:0] q;

integer i;
reg        [DW-1:0] q;
reg        [DW-1:0] d2;
reg                 x;
always @(posedge clk or negedge rstn) begin
        if(!rstn) begin
                q <=0;
                x  =0;
                d2<=0;
        end
        else begin
                for(i=0;i<DW;i=i+1) begin
                        if(d[i]==d2[i]) q[i]<=d[i];
                        else                q[i]<=x;
                        x=~x+q[i];
                end
                d2<=d;
        end
end
endmodule
`endif //CDC_TEST

첨부파일: asfifo_100407.tar.gz
게시물: 93 건, 현재: 1 / 1 쪽
번호 제       목 작성자 등록일 방문
95  draw_hexa.v JMJS 10.6.17 1877
94  jmjsxram3.v JMJS 10.4.9 1662
93  Verilog document JMJS 11.1.24 2219
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 1794
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3239
90  gtkwave PC version JMJS 09.3.30 1622
89  ncsim option example JMJS 08.12.1 3919
88  [영상]keywords for web search JMJS 08.12.1 1608
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 5873
86  ncverilog option example JMJS 10.6.8 7190
85  [Verilog]Latch example JMJS 08.12.1 2233
84  Pad verilog example JMJS 01.3.16 4112
83  [ModelSim] vector JMJS 01.3.16 1816
82  RTL Code 분석순서 JMJS 09.4.29 2100
81  [temp]PIPE JMJS 08.10.2 1512
80  [temp]always-forever 무한루프 JMJS 08.10.2 1561
79  YCbCr2RGB.v JMJS 10.5.12 1760
78  [VHDL]rom64x8 JMJS 09.3.27 1381
77  [function]vector_compare JMJS 02.6.19 1327
76  [function]vector2integer JMJS 02.6.19 1429
75  [VHDL]ram8x4x8 JMJS 08.12.1 1312
74  [예]shift JMJS 02.6.19 1630
73  test JMJS 09.7.20 1415
72  test JMJS 09.7.20 1254
71  test JMJS 09.7.20 1172
70  test JMJS 09.7.20 1305
69  test JMJS 09.7.20 1324
68  test JMJS 09.7.20 1231
67  test JMJS 09.7.20 1153
66  test JMJS 09.7.20 1133
65  test JMJS 09.7.20 1235
64  test JMJS 09.7.20 1454
63  test JMJS 09.7.20 1452
62  test JMJS 09.7.20 1380
61  VHDL의 연산자 우선순위 JMJS 09.7.20 3097
60  test JMJS 09.7.20 1159
59  test JMJS 09.7.20 1237
58  test JMJS 09.7.20 1250
57  test JMJS 09.7.20 1190
56  test JMJS 09.7.20 1262
55  verilog 학과 샘플강의 JMJS 16.5.30 1770
54  [verilog]create_generated_clock JMJS 15.4.28 1783
53  [Verilog]JDIFF JMJS 14.7.4 1129
52  [verilog]parameter definition JMJS 14.3.5 1387
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4187
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2072
49  Verdi JMJS 10.4.22 2615
48  draw hexa JMJS 10.4.9 1455
47  asfifo - Async FIFO JMJS 10.4.8 1283
46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 2884
45  synplify batch JMJS 10.3.8 2025
44  전자시계 Type A JMJS 08.11.28 1538
43  I2C Webpage JMJS 08.2.25 1403
42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 5316
41  [Verilog]vstring JMJS 17.9.27 1658
40  Riviera Simple Case JMJS 09.4.29 2745
39  [VHDL]DES Example JMJS 07.6.15 2521
38  [verilog]RAM example JMJS 09.6.5 2298
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1581
36  Jamie's VHDL Handbook JMJS 08.11.28 2205
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 2827
34  RTL Job JMJS 09.4.29 1678
33  [VHDL]type example - package TYPES JMJS 06.2.2 1369
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 8705
30  [verilog]array_module JMJS 05.12.8 1726
29  [verilog-2001]generate JMJS 05.12.8 2928
28  protected JMJS 05.11.18 1566
27  design에 latch가 있으면 안되나요? JMJS 09.7.20 2402
26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 1501
25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 1998
23  Array Of Array JMJS 04.8.16 1581
22  dumpfile, dumpvars JMJS 04.7.19 3155
21  Vending Machine Jamie 02.12.16 9521
20  Mini Vending Machine1 Jamie 02.12.10 6371
19  Mini Vending Machine Jamie 02.12.6 9164
18  Key Jamie 02.11.29 4503
17  Stop Watch Jamie 02.11.25 5239
16  Mealy Machine Jamie 02.8.29 6066
15  Moore Machine Jamie 02.8.29 16357
14  Up Down Counter Jamie 02.8.29 3512
13  Up Counter Jamie 02.8.29 2313
12  Edge Detecter Jamie 02.8.29 2480
11  Concept4 Jamie 02.8.28 1640
10  Concept3 Jamie 02.8.28 1637
9  Concept2_1 Jamie 02.8.28 1502
8  Concept2 Jamie 02.8.28 1600
7  Concept1 Jamie 02.8.26 1787
6  Tri State Buffer Jamie 02.8.26 3057
5  8x3 Encoder Jamie 02.8.28 3634
4  3x8 Decoder Jamie 02.8.28 3333
3  4bit Comparator Jamie 02.8.26 2749
2  가위 바위 보 게임 Jamie 02.8.26 5035
1  Two Input Logic Jamie 02.8.26 2038
[1]