LogIn E-mail
¼³°èÀ̾߱â
dumpfile, dumpvars
# 22 JMJS    04.7.19 21:12

// create waveform file
initial begin
   $display("start simulation");
   $dumpfile("wave.vcd");
   $dumpvars(0,displayCoin);
   $dumpvars(0,outputWater);
   $dumpvars(0,f);
   #10000 $finish;
end

initial begin
   $monitor ( $time, " ", CLK, pllclk, onepulseclk );
   $dumpfile ( "tb.vcd" );
   $dumpvars ( 1, CLK, pllclk, onepulseclk );
   CLK = 0;
   #2000;
   $finish;
end

initial begin
   $monitor ( $time, " ", CLK );
   $dumpfile ( "pll.vcd" );
   $dumpvars;
   CLK = 0;
end

°Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
98  interface JMJS 25.1.20 226
97  test plusargs value plusargs JMJS 24.9.5 280
96  color text JMJS 24.7.13 283
95  draw_hexa.v JMJS 10.6.17 2487
94  jmjsxram3.v JMJS 10.4.9 2247
93  Verilog document JMJS 11.1.24 2852
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2442
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3860
90  gtkwave PC version JMJS 09.3.30 2206
89  ncsim option example JMJS 08.12.1 4583
88  [¿µ»ó]keywords for web search JMJS 08.12.1 2214
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6481
86  ncverilog option example JMJS 10.6.8 8058
85  [Verilog]Latch example JMJS 08.12.1 2800
84  Pad verilog example JMJS 01.3.16 4715
83  [ModelSim] vector JMJS 01.3.16 2414
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2698
81  [temp]PIPE JMJS 08.10.2 2060
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2154
79  YCbCr2RGB.v JMJS 10.5.12 2352
78  [VHDL]rom64x8 JMJS 09.3.27 1938
77  [function]vector_compare JMJS 02.6.19 1856
76  [function]vector2integer JMJS 02.6.19 1976
75  [VHDL]ram8x4x8 JMJS 08.12.1 1831
74  [¿¹]shift JMJS 02.6.19 2227
73  test JMJS 09.7.20 2020
72  test JMJS 09.7.20 1748
71  test JMJS 09.7.20 1731
70  test JMJS 09.7.20 1830
69  test JMJS 09.7.20 1871
68  test JMJS 09.7.20 1814
67  test JMJS 09.7.20 1730
66  test JMJS 09.7.20 1716
65  test JMJS 09.7.20 1806
64  test JMJS 09.7.20 2017
63  test JMJS 09.7.20 2038
62  test JMJS 09.7.20 1959
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3759
60  test JMJS 09.7.20 1680
59  test JMJS 09.7.20 1827
58  test JMJS 09.7.20 1802
57  test JMJS 09.7.20 1751
56  test JMJS 09.7.20 1802
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2365
54  [verilog]create_generated_clock JMJS 15.4.28 2341
53  [Verilog]JDIFF JMJS 14.7.4 1608
52  [verilog]parameter definition JMJS 14.3.5 1906
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4856
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2606
49  Verdi JMJS 10.4.22 3369
48  draw hexa JMJS 10.4.9 1963
47  asfifo - Async FIFO JMJS 10.4.8 1821
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3480
45  synplify batch JMJS 10.3.8 2590
44  ÀüÀڽðè Type A JMJS 08.11.28 2107
43  I2C Webpage JMJS 08.2.25 1950
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 6099
41  [Verilog]vstring JMJS 17.9.27 2172
40  Riviera Simple Case JMJS 09.4.29 3291
39  [VHDL]DES Example JMJS 07.6.15 3086
38  [verilog]RAM example JMJS 09.6.5 2849
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2131
36  Jamie's VHDL Handbook JMJS 08.11.28 2795
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3418
34  RTL Job JMJS 09.4.29 2259
33  [VHDL]type example - package TYPES JMJS 06.2.2 1890
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9460
30  [verilog]array_module JMJS 05.12.8 2393
29  [verilog-2001]generate JMJS 05.12.8 3487
28  protected JMJS 05.11.18 2159
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2960
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1949
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2578
23  Array Of Array JMJS 04.8.16 2098
22  dumpfile, dumpvars JMJS 04.7.19 3717
21  Vending Machine Jamie 02.12.16 10175
20  Mini Vending Machine1 Jamie 02.12.10 7063
19  Mini Vending Machine Jamie 02.12.6 9912
18  Key Jamie 02.11.29 5069
17  Stop Watch Jamie 02.11.25 5733
16  Mealy Machine Jamie 02.8.29 6827
15  Moore Machine Jamie 02.8.29 18112
14  Up Down Counter Jamie 02.8.29 4168
13  Up Counter Jamie 02.8.29 2857
12  Edge Detecter Jamie 02.8.29 3080
11  Concept4 Jamie 02.8.28 2159
10  Concept3 Jamie 02.8.28 2174
9  Concept2_1 Jamie 02.8.28 2055
8  Concept2 Jamie 02.8.28 2155
7  Concept1 Jamie 02.8.26 2313
6  Tri State Buffer Jamie 02.8.26 3659
5  8x3 Encoder Jamie 02.8.28 4273
4  3x8 Decoder Jamie 02.8.28 3925
3  4bit Comparator Jamie 02.8.26 3313
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5606
1  Two Input Logic Jamie 02.8.26 2560
[1]