LogIn E-mail
¼³°èÀ̾߱â
dumpfile, dumpvars
# 22 JMJS    04.7.19 21:12

// create waveform file
initial begin
   $display("start simulation");
   $dumpfile("wave.vcd");
   $dumpvars(0,displayCoin);
   $dumpvars(0,outputWater);
   $dumpvars(0,f);
   #10000 $finish;
end

initial begin
   $monitor ( $time, " ", CLK, pllclk, onepulseclk );
   $dumpfile ( "tb.vcd" );
   $dumpvars ( 1, CLK, pllclk, onepulseclk );
   CLK = 0;
   #2000;
   $finish;
end

initial begin
   $monitor ( $time, " ", CLK );
   $dumpfile ( "pll.vcd" );
   $dumpvars;
   CLK = 0;
end

°Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
98  interface JMJS 25.1.20 363
97  test plusargs value plusargs JMJS 24.9.5 372
96  color text JMJS 24.7.13 421
95  draw_hexa.v JMJS 10.6.17 2571
94  jmjsxram3.v JMJS 10.4.9 2564
93  Verilog document JMJS 11.1.24 3128
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2741
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4161
90  gtkwave PC version JMJS 09.3.30 2545
89  ncsim option example JMJS 08.12.1 4898
88  [¿µ»ó]keywords for web search JMJS 08.12.1 2501
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6578
86  ncverilog option example JMJS 10.6.8 8372
85  [Verilog]Latch example JMJS 08.12.1 3105
84  Pad verilog example JMJS 01.3.16 5054
83  [ModelSim] vector JMJS 01.3.16 2721
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2969
81  [temp]PIPE JMJS 08.10.2 2382
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2471
79  YCbCr2RGB.v JMJS 10.5.12 2604
78  [VHDL]rom64x8 JMJS 09.3.27 2183
77  [function]vector_compare JMJS 02.6.19 2023
76  [function]vector2integer JMJS 02.6.19 2311
75  [VHDL]ram8x4x8 JMJS 08.12.1 1992
74  [¿¹]shift JMJS 02.6.19 2460
73  test JMJS 09.7.20 2344
72  test JMJS 09.7.20 1814
71  test JMJS 09.7.20 2075
70  test JMJS 09.7.20 2157
69  test JMJS 09.7.20 2191
68  test JMJS 09.7.20 2136
67  test JMJS 09.7.20 2076
66  test JMJS 09.7.20 2039
65  test JMJS 09.7.20 2149
64  test JMJS 09.7.20 2305
63  test JMJS 09.7.20 2373
62  test JMJS 09.7.20 2268
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 4051
60  test JMJS 09.7.20 1747
59  test JMJS 09.7.20 2199
58  test JMJS 09.7.20 2111
57  test JMJS 09.7.20 2055
56  test JMJS 09.7.20 2117
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2457
54  [verilog]create_generated_clock JMJS 15.4.28 2457
53  [Verilog]JDIFF JMJS 14.7.4 1932
52  [verilog]parameter definition JMJS 14.3.5 2209
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5163
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2723
49  Verdi JMJS 10.4.22 3661
48  draw hexa JMJS 10.4.9 2113
47  asfifo - Async FIFO JMJS 10.4.8 1984
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3693
45  synplify batch JMJS 10.3.8 2896
44  ÀüÀڽðè Type A JMJS 08.11.28 2434
43  I2C Webpage JMJS 08.2.25 2262
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 6268
41  [Verilog]vstring JMJS 17.9.27 2414
40  Riviera Simple Case JMJS 09.4.29 3514
39  [VHDL]DES Example JMJS 07.6.15 3430
38  [verilog]RAM example JMJS 09.6.5 3203
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2434
36  Jamie's VHDL Handbook JMJS 08.11.28 3090
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3699
34  RTL Job JMJS 09.4.29 2625
33  [VHDL]type example - package TYPES JMJS 06.2.2 2009
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9737
30  [verilog]array_module JMJS 05.12.8 2651
29  [verilog-2001]generate JMJS 05.12.8 3799
28  protected JMJS 05.11.18 2492
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3167
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2119
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2798
23  Array Of Array JMJS 04.8.16 2328
22  dumpfile, dumpvars JMJS 04.7.19 4041
21  Vending Machine Jamie 02.12.16 10467
20  Mini Vending Machine1 Jamie 02.12.10 7359
19  Mini Vending Machine Jamie 02.12.6 10140
18  Key Jamie 02.11.29 5375
17  Stop Watch Jamie 02.11.25 5849
16  Mealy Machine Jamie 02.8.29 7083
15  Moore Machine Jamie 02.8.29 18436
14  Up Down Counter Jamie 02.8.29 4498
13  Up Counter Jamie 02.8.29 3178
12  Edge Detecter Jamie 02.8.29 3375
11  Concept4 Jamie 02.8.28 2259
10  Concept3 Jamie 02.8.28 2433
9  Concept2_1 Jamie 02.8.28 2299
8  Concept2 Jamie 02.8.28 2378
7  Concept1 Jamie 02.8.26 2376
6  Tri State Buffer Jamie 02.8.26 4026
5  8x3 Encoder Jamie 02.8.28 4592
4  3x8 Decoder Jamie 02.8.28 4222
3  4bit Comparator Jamie 02.8.26 3597
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5673
1  Two Input Logic Jamie 02.8.26 2843
[1]