LogIn E-mail
¼³°èÀ̾߱â
Mini Vending Machine
# 19 Jamie    02.12.6 17:04

1.Spec

   À̹ø¿¡ ¼³°èÇÑ mini vending machineÀº State MachineÀ» »ç¿ëÇÏÁö ¾Ê°í
IF¹®À» »ç¿ëÇÑ ºñ±³Àû °£´ÜÇÑ vending machineÀÔ´Ï´Ù.
   coin(¿©±â¿¡¼­´Â 4°¡Áö Á¾·ùÀÇ coinÀ» »ç¿ëÇÕ´Ï´Ù. 10¿ø, 50¿ø, 100¿ø, 500¿øÂ¥¸®ÀÔ´Ï´Ù.)À»
¹ÞÀ¸¸é coinÀÇ °ªÀÌ ´õÇØÁ®¼­ sum¿¡ ÀúÀåÀ̵ǰí, ¼±ÅùöưÀ¸·Î menu(coffee, tea, orange_juce)Áß Çϳª¸¦
¼±ÅÃÇϸé, ÇØ´ç menuÀÇ Ãâ·Â ½ÅÈ£(coffee_out, tea_out, orange_jout)°¡ '1'ÀÌ µË´Ï´Ù.
   ¸¸¾à sum¿¡ ÀúÀåµÈ coin°ª¿¡¼­ menu°ªÀ» »« Àܾ×ÀÌ ÀÖ¾î Àܵ· ¹Ýȯ¹öư(change_return)À»
´©¸£¸é sum¿¡ ÀÖ´ø ³²Àº ±Ý¾×ÀÌ change(Àܾ×)·Î Ãâ·ÂµÇ°í sumÀº '0'·Î µË´Ï´Ù.
   ¿©±â¿¡¼­ coinÀÇ °ªÀ» ±×´ë·Î »ç¿ëÇÏÁö ¾Ê°í ÆíÀÇ»ó °¢°¢ 1, 5, 10, 50À¸·Î °è»êÇÏ¿´½À´Ï´Ù.
   sum°ú changeÀÇ data bit¼öµµ ¿øÇÏ´Â °ªÀÇ ¹üÁÖ¸¦ °í·ÁÇÏ¿© Àû´çÈ÷ ¼±ÅÃÇÒ ¼ö ÀÖ½À´Ï´Ù.
   ÀúÈñ design¿¡¼­´Â 8bit·Î Á¤ÀÇÇß½À´Ï´Ù.

2.Input/Output



3.Timing



4.Block Diagram



5.VHDL Code : mini_vending_machine.vhd
  Test Vector : mini_vending_machine_tb.vhd

°Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
98  interface JMJS 25.1.20 179
97  test plusargs value plusargs JMJS 24.9.5 247
96  color text JMJS 24.7.13 252
95  draw_hexa.v JMJS 10.6.17 2454
94  jmjsxram3.v JMJS 10.4.9 2187
93  Verilog document JMJS 11.1.24 2796
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2381
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3797
90  gtkwave PC version JMJS 09.3.30 2135
89  ncsim option example JMJS 08.12.1 4519
88  [¿µ»ó]keywords for web search JMJS 08.12.1 2149
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6457
86  ncverilog option example JMJS 10.6.8 7991
85  [Verilog]Latch example JMJS 08.12.1 2732
84  Pad verilog example JMJS 01.3.16 4661
83  [ModelSim] vector JMJS 01.3.16 2351
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2631
81  [temp]PIPE JMJS 08.10.2 1999
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2074
79  YCbCr2RGB.v JMJS 10.5.12 2302
78  [VHDL]rom64x8 JMJS 09.3.27 1884
77  [function]vector_compare JMJS 02.6.19 1831
76  [function]vector2integer JMJS 02.6.19 1924
75  [VHDL]ram8x4x8 JMJS 08.12.1 1798
74  [¿¹]shift JMJS 02.6.19 2162
73  test JMJS 09.7.20 1952
72  test JMJS 09.7.20 1723
71  test JMJS 09.7.20 1668
70  test JMJS 09.7.20 1762
69  test JMJS 09.7.20 1807
68  test JMJS 09.7.20 1749
67  test JMJS 09.7.20 1665
66  test JMJS 09.7.20 1640
65  test JMJS 09.7.20 1743
64  test JMJS 09.7.20 1958
63  test JMJS 09.7.20 1977
62  test JMJS 09.7.20 1887
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3689
60  test JMJS 09.7.20 1658
59  test JMJS 09.7.20 1765
58  test JMJS 09.7.20 1730
57  test JMJS 09.7.20 1693
56  test JMJS 09.7.20 1731
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2326
54  [verilog]create_generated_clock JMJS 15.4.28 2318
53  [Verilog]JDIFF JMJS 14.7.4 1583
52  [verilog]parameter definition JMJS 14.3.5 1856
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4809
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2581
49  Verdi JMJS 10.4.22 3303
48  draw hexa JMJS 10.4.9 1936
47  asfifo - Async FIFO JMJS 10.4.8 1783
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3413
45  synplify batch JMJS 10.3.8 2523
44  ÀüÀڽðè Type A JMJS 08.11.28 2043
43  I2C Webpage JMJS 08.2.25 1885
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 6040
41  [Verilog]vstring JMJS 17.9.27 2127
40  Riviera Simple Case JMJS 09.4.29 3256
39  [VHDL]DES Example JMJS 07.6.15 3014
38  [verilog]RAM example JMJS 09.6.5 2780
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2061
36  Jamie's VHDL Handbook JMJS 08.11.28 2732
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3359
34  RTL Job JMJS 09.4.29 2199
33  [VHDL]type example - package TYPES JMJS 06.2.2 1862
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9405
30  [verilog]array_module JMJS 05.12.8 2339
29  [verilog-2001]generate JMJS 05.12.8 3420
28  protected JMJS 05.11.18 2096
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2912
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1925
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2532
23  Array Of Array JMJS 04.8.16 2043
22  dumpfile, dumpvars JMJS 04.7.19 3653
21  Vending Machine Jamie 02.12.16 10121
20  Mini Vending Machine1 Jamie 02.12.10 7004
19  Mini Vending Machine Jamie 02.12.6 9856
18  Key Jamie 02.11.29 5020
17  Stop Watch Jamie 02.11.25 5705
16  Mealy Machine Jamie 02.8.29 6776
15  Moore Machine Jamie 02.8.29 18009
14  Up Down Counter Jamie 02.8.29 4115
13  Up Counter Jamie 02.8.29 2813
12  Edge Detecter Jamie 02.8.29 3029
11  Concept4 Jamie 02.8.28 2136
10  Concept3 Jamie 02.8.28 2114
9  Concept2_1 Jamie 02.8.28 1995
8  Concept2 Jamie 02.8.28 2086
7  Concept1 Jamie 02.8.26 2290
6  Tri State Buffer Jamie 02.8.26 3591
5  8x3 Encoder Jamie 02.8.28 4213
4  3x8 Decoder Jamie 02.8.28 3875
3  4bit Comparator Jamie 02.8.26 3250
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5580
1  Two Input Logic Jamie 02.8.26 2493
[1]