LogIn E-mail
¼³°èÀ̾߱â
[function]vector2integer
# 76 JMJS    02.6.19 10:05

-- You can use function Conv_Integer()

function vector2integer (bv: std_logic_vector (4 downto 0)) return integer is
        variable result, abit : integer := 0;
        variable count : integer := 0;
begin
        bits : for I in bv'low to bv'high loop
                abit        := 0;
                if bv(I) = '1' then
                        abit := 2**(I - bv'low);
                end if;
                result        := result + abit;
                count        := count  + 1;
                exit bits when count = 5;
        end loop bits;
        return (result);
end vector2integer;

°Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
98  interface JMJS 25.1.20 251
97  test plusargs value plusargs JMJS 24.9.5 297
96  color text JMJS 24.7.13 304
95  draw_hexa.v JMJS 10.6.17 2505
94  jmjsxram3.v JMJS 10.4.9 2276
93  Verilog document JMJS 11.1.24 2885
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2474
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3887
90  gtkwave PC version JMJS 09.3.30 2237
89  ncsim option example JMJS 08.12.1 4615
88  [¿µ»ó]keywords for web search JMJS 08.12.1 2246
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6492
86  ncverilog option example JMJS 10.6.8 8078
85  [Verilog]Latch example JMJS 08.12.1 2832
84  Pad verilog example JMJS 01.3.16 4741
83  [ModelSim] vector JMJS 01.3.16 2438
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2719
81  [temp]PIPE JMJS 08.10.2 2091
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2185
79  YCbCr2RGB.v JMJS 10.5.12 2376
78  [VHDL]rom64x8 JMJS 09.3.27 1959
77  [function]vector_compare JMJS 02.6.19 1867
76  [function]vector2integer JMJS 02.6.19 1997
75  [VHDL]ram8x4x8 JMJS 08.12.1 1847
74  [¿¹]shift JMJS 02.6.19 2256
73  test JMJS 09.7.20 2049
72  test JMJS 09.7.20 1757
71  test JMJS 09.7.20 1757
70  test JMJS 09.7.20 1854
69  test JMJS 09.7.20 1900
68  test JMJS 09.7.20 1846
67  test JMJS 09.7.20 1763
66  test JMJS 09.7.20 1744
65  test JMJS 09.7.20 1837
64  test JMJS 09.7.20 2048
63  test JMJS 09.7.20 2060
62  test JMJS 09.7.20 1980
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3789
60  test JMJS 09.7.20 1689
59  test JMJS 09.7.20 1850
58  test JMJS 09.7.20 1826
57  test JMJS 09.7.20 1781
56  test JMJS 09.7.20 1837
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2380
54  [verilog]create_generated_clock JMJS 15.4.28 2352
53  [Verilog]JDIFF JMJS 14.7.4 1625
52  [verilog]parameter definition JMJS 14.3.5 1936
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4888
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2616
49  Verdi JMJS 10.4.22 3393
48  draw hexa JMJS 10.4.9 1980
47  asfifo - Async FIFO JMJS 10.4.8 1843
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3504
45  synplify batch JMJS 10.3.8 2615
44  ÀüÀڽðè Type A JMJS 08.11.28 2138
43  I2C Webpage JMJS 08.2.25 1972
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 6130
41  [Verilog]vstring JMJS 17.9.27 2204
40  Riviera Simple Case JMJS 09.4.29 3317
39  [VHDL]DES Example JMJS 07.6.15 3123
38  [verilog]RAM example JMJS 09.6.5 2885
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2160
36  Jamie's VHDL Handbook JMJS 08.11.28 2825
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3441
34  RTL Job JMJS 09.4.29 2291
33  [VHDL]type example - package TYPES JMJS 06.2.2 1904
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9493
30  [verilog]array_module JMJS 05.12.8 2416
29  [verilog-2001]generate JMJS 05.12.8 3519
28  protected JMJS 05.11.18 2182
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2980
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1959
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2604
23  Array Of Array JMJS 04.8.16 2124
22  dumpfile, dumpvars JMJS 04.7.19 3747
21  Vending Machine Jamie 02.12.16 10203
20  Mini Vending Machine1 Jamie 02.12.10 7087
19  Mini Vending Machine Jamie 02.12.6 9939
18  Key Jamie 02.11.29 5105
17  Stop Watch Jamie 02.11.25 5744
16  Mealy Machine Jamie 02.8.29 6853
15  Moore Machine Jamie 02.8.29 18158
14  Up Down Counter Jamie 02.8.29 4196
13  Up Counter Jamie 02.8.29 2881
12  Edge Detecter Jamie 02.8.29 3113
11  Concept4 Jamie 02.8.28 2169
10  Concept3 Jamie 02.8.28 2197
9  Concept2_1 Jamie 02.8.28 2083
8  Concept2 Jamie 02.8.28 2174
7  Concept1 Jamie 02.8.26 2326
6  Tri State Buffer Jamie 02.8.26 3682
5  8x3 Encoder Jamie 02.8.28 4301
4  3x8 Decoder Jamie 02.8.28 3957
3  4bit Comparator Jamie 02.8.26 3339
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5616
1  Two Input Logic Jamie 02.8.26 2580
[1]