LogIn E-mail
¼³°èÀ̾߱â
Up Down Counter
# 14 Jamie    02.8.29 13:28

1.Spec

À̹ø¿¡´Â UpDown count¸¦ ¼³°èÇØ º¸°Ú½À´Ï´Ù.
¾Õ¼­ ¼³°èÇÑ Up count¿¡ Up°ú DownÀ» controlÇÒ ¼ö ÀÖ´Â updnÀ̶õ signalÀ» Ãß°¡Çß½À´Ï´Ù.
ÀÌ signalÀÇ °ª¿¡ µû¶ó count°ªÀ» Áõ°¡ ȤÀº °¨¼ÒÇÒ ¼ö ÀÖ½À´Ï´Ù.

2.Input/Output



3.Timing



4.Block Diagram



5.RTL Code : updown_count.vhd
  Test Vector : updown_count_tb.vhd

°Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
98  interface JMJS 25.1.20 357
97  test plusargs value plusargs JMJS 24.9.5 364
96  color text JMJS 24.7.13 417
95  draw_hexa.v JMJS 10.6.17 2566
94  jmjsxram3.v JMJS 10.4.9 2551
93  Verilog document JMJS 11.1.24 3117
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2726
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4153
90  gtkwave PC version JMJS 09.3.30 2537
89  ncsim option example JMJS 08.12.1 4887
88  [¿µ»ó]keywords for web search JMJS 08.12.1 2489
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6577
86  ncverilog option example JMJS 10.6.8 8362
85  [Verilog]Latch example JMJS 08.12.1 3090
84  Pad verilog example JMJS 01.3.16 5039
83  [ModelSim] vector JMJS 01.3.16 2711
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2961
81  [temp]PIPE JMJS 08.10.2 2373
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2460
79  YCbCr2RGB.v JMJS 10.5.12 2599
78  [VHDL]rom64x8 JMJS 09.3.27 2170
77  [function]vector_compare JMJS 02.6.19 2021
76  [function]vector2integer JMJS 02.6.19 2295
75  [VHDL]ram8x4x8 JMJS 08.12.1 1984
74  [¿¹]shift JMJS 02.6.19 2456
73  test JMJS 09.7.20 2330
72  test JMJS 09.7.20 1811
71  test JMJS 09.7.20 2062
70  test JMJS 09.7.20 2142
69  test JMJS 09.7.20 2180
68  test JMJS 09.7.20 2124
67  test JMJS 09.7.20 2065
66  test JMJS 09.7.20 2027
65  test JMJS 09.7.20 2141
64  test JMJS 09.7.20 2298
63  test JMJS 09.7.20 2359
62  test JMJS 09.7.20 2252
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 4040
60  test JMJS 09.7.20 1743
59  test JMJS 09.7.20 2184
58  test JMJS 09.7.20 2098
57  test JMJS 09.7.20 2042
56  test JMJS 09.7.20 2105
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2453
54  [verilog]create_generated_clock JMJS 15.4.28 2447
53  [Verilog]JDIFF JMJS 14.7.4 1921
52  [verilog]parameter definition JMJS 14.3.5 2197
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5153
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2719
49  Verdi JMJS 10.4.22 3656
48  draw hexa JMJS 10.4.9 2108
47  asfifo - Async FIFO JMJS 10.4.8 1979
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3681
45  synplify batch JMJS 10.3.8 2888
44  ÀüÀڽðè Type A JMJS 08.11.28 2421
43  I2C Webpage JMJS 08.2.25 2246
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 6266
41  [Verilog]vstring JMJS 17.9.27 2404
40  Riviera Simple Case JMJS 09.4.29 3505
39  [VHDL]DES Example JMJS 07.6.15 3413
38  [verilog]RAM example JMJS 09.6.5 3189
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2421
36  Jamie's VHDL Handbook JMJS 08.11.28 3081
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3688
34  RTL Job JMJS 09.4.29 2614
33  [VHDL]type example - package TYPES JMJS 06.2.2 2007
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9725
30  [verilog]array_module JMJS 05.12.8 2634
29  [verilog-2001]generate JMJS 05.12.8 3786
28  protected JMJS 05.11.18 2478
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3158
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2112
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2778
23  Array Of Array JMJS 04.8.16 2319
22  dumpfile, dumpvars JMJS 04.7.19 4029
21  Vending Machine Jamie 02.12.16 10457
20  Mini Vending Machine1 Jamie 02.12.10 7342
19  Mini Vending Machine Jamie 02.12.6 10133
18  Key Jamie 02.11.29 5360
17  Stop Watch Jamie 02.11.25 5847
16  Mealy Machine Jamie 02.8.29 7074
15  Moore Machine Jamie 02.8.29 18420
14  Up Down Counter Jamie 02.8.29 4484
13  Up Counter Jamie 02.8.29 3167
12  Edge Detecter Jamie 02.8.29 3363
11  Concept4 Jamie 02.8.28 2257
10  Concept3 Jamie 02.8.28 2423
9  Concept2_1 Jamie 02.8.28 2295
8  Concept2 Jamie 02.8.28 2373
7  Concept1 Jamie 02.8.26 2373
6  Tri State Buffer Jamie 02.8.26 4012
5  8x3 Encoder Jamie 02.8.28 4579
4  3x8 Decoder Jamie 02.8.28 4206
3  4bit Comparator Jamie 02.8.26 3583
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5670
1  Two Input Logic Jamie 02.8.26 2831
[1]