LogIn E-mail
¼³°èÀ̾߱â
RTL Code ºÐ¼®¼ø¼­
# 82 JMJS    09.4.29 07:44

Clock ¸ÕÀú ºÐ¼®

in, out port ºÐ¼®
    Func º°·Î ±¸ºÐ
    waveform ¾È¿¡¼­ ±¸ºÐÇØ ³õÀ» °Í
    .rc file ¸¸µç°Íµµ job ±â·Ï

Main Datapath À§ÁÖ·Î ¸ÕÀú ºÐ¼®

°¡´ÉÇϸé Simulation ȯ°æ ¸ÕÀú È®º¸

Test Vector ºÐ¼®
    Function ÃÖ´ëÇÑ ¸ÕÀú ÀÌÇØÇÒ °Í
    Timing

scanµî Main FuncÀÌ ¾Æ´Ñ ºÎºÐÀº óÀ½¿¡ Á¦¿ÜÇÏ°í ºÐ¼®


ÀÛ¾÷ÀÏÁö ÀÛ¼º

Hierº°·Î ¸ðµâ ºÐ¼®

°Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
98  interface JMJS 25.1.20 215
97  test plusargs value plusargs JMJS 24.9.5 273
96  color text JMJS 24.7.13 277
95  draw_hexa.v JMJS 10.6.17 2481
94  jmjsxram3.v JMJS 10.4.9 2232
93  Verilog document JMJS 11.1.24 2836
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2424
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3842
90  gtkwave PC version JMJS 09.3.30 2188
89  ncsim option example JMJS 08.12.1 4566
88  [¿µ»ó]keywords for web search JMJS 08.12.1 2197
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6476
86  ncverilog option example JMJS 10.6.8 8040
85  [Verilog]Latch example JMJS 08.12.1 2780
84  Pad verilog example JMJS 01.3.16 4701
83  [ModelSim] vector JMJS 01.3.16 2399
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2683
81  [temp]PIPE JMJS 08.10.2 2041
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2133
79  YCbCr2RGB.v JMJS 10.5.12 2346
78  [VHDL]rom64x8 JMJS 09.3.27 1927
77  [function]vector_compare JMJS 02.6.19 1851
76  [function]vector2integer JMJS 02.6.19 1961
75  [VHDL]ram8x4x8 JMJS 08.12.1 1822
74  [¿¹]shift JMJS 02.6.19 2210
73  test JMJS 09.7.20 2004
72  test JMJS 09.7.20 1743
71  test JMJS 09.7.20 1711
70  test JMJS 09.7.20 1808
69  test JMJS 09.7.20 1853
68  test JMJS 09.7.20 1798
67  test JMJS 09.7.20 1708
66  test JMJS 09.7.20 1693
65  test JMJS 09.7.20 1789
64  test JMJS 09.7.20 2000
63  test JMJS 09.7.20 2022
62  test JMJS 09.7.20 1942
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3742
60  test JMJS 09.7.20 1674
59  test JMJS 09.7.20 1807
58  test JMJS 09.7.20 1780
57  test JMJS 09.7.20 1738
56  test JMJS 09.7.20 1783
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2356
54  [verilog]create_generated_clock JMJS 15.4.28 2335
53  [Verilog]JDIFF JMJS 14.7.4 1601
52  [verilog]parameter definition JMJS 14.3.5 1887
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4844
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2600
49  Verdi JMJS 10.4.22 3350
48  draw hexa JMJS 10.4.9 1957
47  asfifo - Async FIFO JMJS 10.4.8 1809
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3463
45  synplify batch JMJS 10.3.8 2569
44  ÀüÀڽðè Type A JMJS 08.11.28 2084
43  I2C Webpage JMJS 08.2.25 1931
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 6085
41  [Verilog]vstring JMJS 17.9.27 2164
40  Riviera Simple Case JMJS 09.4.29 3283
39  [VHDL]DES Example JMJS 07.6.15 3067
38  [verilog]RAM example JMJS 09.6.5 2831
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2111
36  Jamie's VHDL Handbook JMJS 08.11.28 2775
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3400
34  RTL Job JMJS 09.4.29 2242
33  [VHDL]type example - package TYPES JMJS 06.2.2 1883
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9445
30  [verilog]array_module JMJS 05.12.8 2378
29  [verilog-2001]generate JMJS 05.12.8 3467
28  protected JMJS 05.11.18 2140
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2951
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1944
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2565
23  Array Of Array JMJS 04.8.16 2082
22  dumpfile, dumpvars JMJS 04.7.19 3702
21  Vending Machine Jamie 02.12.16 10158
20  Mini Vending Machine1 Jamie 02.12.10 7049
19  Mini Vending Machine Jamie 02.12.6 9900
18  Key Jamie 02.11.29 5057
17  Stop Watch Jamie 02.11.25 5727
16  Mealy Machine Jamie 02.8.29 6812
15  Moore Machine Jamie 02.8.29 18084
14  Up Down Counter Jamie 02.8.29 4153
13  Up Counter Jamie 02.8.29 2844
12  Edge Detecter Jamie 02.8.29 3064
11  Concept4 Jamie 02.8.28 2153
10  Concept3 Jamie 02.8.28 2157
9  Concept2_1 Jamie 02.8.28 2045
8  Concept2 Jamie 02.8.28 2135
7  Concept1 Jamie 02.8.26 2308
6  Tri State Buffer Jamie 02.8.26 3638
5  8x3 Encoder Jamie 02.8.28 4250
4  3x8 Decoder Jamie 02.8.28 3914
3  4bit Comparator Jamie 02.8.26 3297
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5601
1  Two Input Logic Jamie 02.8.26 2542
[1]