LogIn E-mail
¼³°èÀ̾߱â
RTL Code ºÐ¼®¼ø¼­
# 82 JMJS    09.4.29 07:44

Clock ¸ÕÀú ºÐ¼®

in, out port ºÐ¼®
    Func º°·Î ±¸ºÐ
    waveform ¾È¿¡¼­ ±¸ºÐÇØ ³õÀ» °Í
    .rc file ¸¸µç°Íµµ job ±â·Ï

Main Datapath À§ÁÖ·Î ¸ÕÀú ºÐ¼®

°¡´ÉÇϸé Simulation ȯ°æ ¸ÕÀú È®º¸

Test Vector ºÐ¼®
    Function ÃÖ´ëÇÑ ¸ÕÀú ÀÌÇØÇÒ °Í
    Timing

scanµî Main FuncÀÌ ¾Æ´Ñ ºÎºÐÀº óÀ½¿¡ Á¦¿ÜÇÏ°í ºÐ¼®


ÀÛ¾÷ÀÏÁö ÀÛ¼º

Hierº°·Î ¸ðµâ ºÐ¼®

°Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
98  interface JMJS 25.1.20 327
97  test plusargs value plusargs JMJS 24.9.5 346
96  color text JMJS 24.7.13 382
95  draw_hexa.v JMJS 10.6.17 2539
94  jmjsxram3.v JMJS 10.4.9 2430
93  Verilog document JMJS 11.1.24 3028
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2619
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4053
90  gtkwave PC version JMJS 09.3.30 2417
89  ncsim option example JMJS 08.12.1 4784
88  [¿µ»ó]keywords for web search JMJS 08.12.1 2383
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6544
86  ncverilog option example JMJS 10.6.8 8242
85  [Verilog]Latch example JMJS 08.12.1 2983
84  Pad verilog example JMJS 01.3.16 4917
83  [ModelSim] vector JMJS 01.3.16 2609
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2858
81  [temp]PIPE JMJS 08.10.2 2255
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2333
79  YCbCr2RGB.v JMJS 10.5.12 2529
78  [VHDL]rom64x8 JMJS 09.3.27 2077
77  [function]vector_compare JMJS 02.6.19 1978
76  [function]vector2integer JMJS 02.6.19 2181
75  [VHDL]ram8x4x8 JMJS 08.12.1 1917
74  [¿¹]shift JMJS 02.6.19 2371
73  test JMJS 09.7.20 2215
72  test JMJS 09.7.20 1789
71  test JMJS 09.7.20 1928
70  test JMJS 09.7.20 2025
69  test JMJS 09.7.20 2071
68  test JMJS 09.7.20 2002
67  test JMJS 09.7.20 1940
66  test JMJS 09.7.20 1888
65  test JMJS 09.7.20 2007
64  test JMJS 09.7.20 2202
63  test JMJS 09.7.20 2237
62  test JMJS 09.7.20 2131
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3923
60  test JMJS 09.7.20 1722
59  test JMJS 09.7.20 2058
58  test JMJS 09.7.20 1965
57  test JMJS 09.7.20 1932
56  test JMJS 09.7.20 1972
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2428
54  [verilog]create_generated_clock JMJS 15.4.28 2409
53  [Verilog]JDIFF JMJS 14.7.4 1795
52  [verilog]parameter definition JMJS 14.3.5 2082
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5018
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2684
49  Verdi JMJS 10.4.22 3561
48  draw hexa JMJS 10.4.9 2071
47  asfifo - Async FIFO JMJS 10.4.8 1934
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3606
45  synplify batch JMJS 10.3.8 2799
44  ÀüÀڽðè Type A JMJS 08.11.28 2292
43  I2C Webpage JMJS 08.2.25 2127
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 6239
41  [Verilog]vstring JMJS 17.9.27 2333
40  Riviera Simple Case JMJS 09.4.29 3428
39  [VHDL]DES Example JMJS 07.6.15 3279
38  [verilog]RAM example JMJS 09.6.5 3058
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2293
36  Jamie's VHDL Handbook JMJS 08.11.28 2986
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3566
34  RTL Job JMJS 09.4.29 2497
33  [VHDL]type example - package TYPES JMJS 06.2.2 1970
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9632
30  [verilog]array_module JMJS 05.12.8 2535
29  [verilog-2001]generate JMJS 05.12.8 3680
28  protected JMJS 05.11.18 2330
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3081
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2071
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2702
23  Array Of Array JMJS 04.8.16 2226
22  dumpfile, dumpvars JMJS 04.7.19 3918
21  Vending Machine Jamie 02.12.16 10356
20  Mini Vending Machine1 Jamie 02.12.10 7225
19  Mini Vending Machine Jamie 02.12.6 10059
18  Key Jamie 02.11.29 5256
17  Stop Watch Jamie 02.11.25 5810
16  Mealy Machine Jamie 02.8.29 6976
15  Moore Machine Jamie 02.8.29 18327
14  Up Down Counter Jamie 02.8.29 4347
13  Up Counter Jamie 02.8.29 3040
12  Edge Detecter Jamie 02.8.29 3252
11  Concept4 Jamie 02.8.28 2229
10  Concept3 Jamie 02.8.28 2318
9  Concept2_1 Jamie 02.8.28 2217
8  Concept2 Jamie 02.8.28 2301
7  Concept1 Jamie 02.8.26 2352
6  Tri State Buffer Jamie 02.8.26 3894
5  8x3 Encoder Jamie 02.8.28 4448
4  3x8 Decoder Jamie 02.8.28 4090
3  4bit Comparator Jamie 02.8.26 3469
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5646
1  Two Input Logic Jamie 02.8.26 2719
[1]