LogIn E-mail
설계이야기
사과장수이야기 
Study-HDL 
Script Tip 
Perl Tip 
C Memo 
Python Memo 
I2C Webpage
# 43 JMJS    08.2.25 21:04

http://www.nxp.com/#/pip/pip=[pfp=41735]|pp=[v=d,t=pfp,i=41735,fi=,ps=0]|[0][0]
게시물: 96 건, 현재: 1 / 1 쪽
번호 제       목 작성자 등록일 방문
98  interface JMJS 25.1.20 283
97  test plusargs value plusargs JMJS 24.9.5 323
96  color text JMJS 24.7.13 340
95  draw_hexa.v JMJS 10.6.17 2520
94  jmjsxram3.v JMJS 10.4.9 2331
93  Verilog document JMJS 11.1.24 2947
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2519
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3946
90  gtkwave PC version JMJS 09.3.30 2313
89  ncsim option example JMJS 08.12.1 4678
88  [영상]keywords for web search JMJS 08.12.1 2299
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6516
86  ncverilog option example JMJS 10.6.8 8144
85  [Verilog]Latch example JMJS 08.12.1 2891
84  Pad verilog example JMJS 01.3.16 4808
83  [ModelSim] vector JMJS 01.3.16 2504
82  RTL Code 분석순서 JMJS 09.4.29 2767
81  [temp]PIPE JMJS 08.10.2 2153
80  [temp]always-forever 무한루프 JMJS 08.10.2 2246
79  YCbCr2RGB.v JMJS 10.5.12 2429
78  [VHDL]rom64x8 JMJS 09.3.27 1997
77  [function]vector_compare JMJS 02.6.19 1908
76  [function]vector2integer JMJS 02.6.19 2079
75  [VHDL]ram8x4x8 JMJS 08.12.1 1871
74  [예]shift JMJS 02.6.19 2300
73  test JMJS 09.7.20 2113
72  test JMJS 09.7.20 1771
71  test JMJS 09.7.20 1819
70  test JMJS 09.7.20 1923
69  test JMJS 09.7.20 1961
68  test JMJS 09.7.20 1902
67  test JMJS 09.7.20 1832
66  test JMJS 09.7.20 1796
65  test JMJS 09.7.20 1895
64  test JMJS 09.7.20 2105
63  test JMJS 09.7.20 2125
62  test JMJS 09.7.20 2049
61  VHDL의 연산자 우선순위 JMJS 09.7.20 3843
60  test JMJS 09.7.20 1707
59  test JMJS 09.7.20 1917
58  test JMJS 09.7.20 1874
57  test JMJS 09.7.20 1835
56  test JMJS 09.7.20 1881
55  verilog 학과 샘플강의 JMJS 16.5.30 2395
54  [verilog]create_generated_clock JMJS 15.4.28 2377
53  [Verilog]JDIFF JMJS 14.7.4 1688
52  [verilog]parameter definition JMJS 14.3.5 1985
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4926
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2642
49  Verdi JMJS 10.4.22 3453
48  draw hexa JMJS 10.4.9 2011
47  asfifo - Async FIFO JMJS 10.4.8 1881
46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 3549
45  synplify batch JMJS 10.3.8 2685
44  전자시계 Type A JMJS 08.11.28 2192
43  I2C Webpage JMJS 08.2.25 2030
42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 6184
41  [Verilog]vstring JMJS 17.9.27 2249
40  Riviera Simple Case JMJS 09.4.29 3347
39  [VHDL]DES Example JMJS 07.6.15 3180
38  [verilog]RAM example JMJS 09.6.5 2944
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2219
36  Jamie's VHDL Handbook JMJS 08.11.28 2877
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3484
34  RTL Job JMJS 09.4.29 2364
33  [VHDL]type example - package TYPES JMJS 06.2.2 1931
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9550
30  [verilog]array_module JMJS 05.12.8 2454
29  [verilog-2001]generate JMJS 05.12.8 3574
28  protected JMJS 05.11.18 2231
27  design에 latch가 있으면 안되나요? JMJS 09.7.20 3011
26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 1992
25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 2639
23  Array Of Array JMJS 04.8.16 2156
22  dumpfile, dumpvars JMJS 04.7.19 3810
21  Vending Machine Jamie 02.12.16 10251
20  Mini Vending Machine1 Jamie 02.12.10 7140
19  Mini Vending Machine Jamie 02.12.6 9991
18  Key Jamie 02.11.29 5152
17  Stop Watch Jamie 02.11.25 5773
16  Mealy Machine Jamie 02.8.29 6908
15  Moore Machine Jamie 02.8.29 18226
14  Up Down Counter Jamie 02.8.29 4252
13  Up Counter Jamie 02.8.29 2936
12  Edge Detecter Jamie 02.8.29 3167
11  Concept4 Jamie 02.8.28 2199
10  Concept3 Jamie 02.8.28 2245
9  Concept2_1 Jamie 02.8.28 2132
8  Concept2 Jamie 02.8.28 2223
7  Concept1 Jamie 02.8.26 2337
6  Tri State Buffer Jamie 02.8.26 3765
5  8x3 Encoder Jamie 02.8.28 4369
4  3x8 Decoder Jamie 02.8.28 4007
3  4bit Comparator Jamie 02.8.26 3389
2  가위 바위 보 게임 Jamie 02.8.26 5628
1  Two Input Logic Jamie 02.8.26 2625
[1]