LogIn E-mail
¼³°èÀ̾߱â
3x8 Decoder
# 4 Jamie    02.8.28 15:46

1.Spec

¿À´ÃÀº decoder¿¡ ´ëÇØ ¾Ë¾Æº¸°Ú½À´Ï´Ù.
decoder´Â  n bitÀÇ ÀÔ·ÂÀ» 2**nÀÇ ¼­·Î´Ù¸¥ Ãâ·ÂÀ¸·Î ¹Ù²Ù¾îÁÖ´Â ±âº»ÀûÀÎ Á¶ÇÕȸ·Î Áß
ÇϳªÀÔ´Ï´Ù. ¿¹¸¦µé¾î 38decoder¶ó Çϸé ÀÔ·ÂÀÌ 3bitÀ̹ǷΠ2**3=8 Áï, 8bitÀÇ Ãâ·ÂÀ»
³»º¸³»´Â °ÍÀ» ÀǹÌÇÕ´Ï´Ù.
decoderÀÇ functionÀº °¢°¢ÀÇ ÀÔ·Â Á¶°ÇÀ» case¹®À» ÀÌ¿ëÇÏ¿© Á¤ÀÇÇÑ ´ÙÀ½
ÇØ´ç ÀԷ°ª¿¡ ´ëÇÑ Ãâ·Â°ªÀ» Á¤ÀÇÇÏ¸é µË´Ï´Ù.

2.Input/Output



3.RTL Code : decoder38.vhd
  Test Vector : decoder38_tb.vhd

°Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
98  interface JMJS 25.1.20 249
97  test plusargs value plusargs JMJS 24.9.5 296
96  color text JMJS 24.7.13 301
95  draw_hexa.v JMJS 10.6.17 2505
94  jmjsxram3.v JMJS 10.4.9 2275
93  Verilog document JMJS 11.1.24 2885
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2474
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3887
90  gtkwave PC version JMJS 09.3.30 2236
89  ncsim option example JMJS 08.12.1 4615
88  [¿µ»ó]keywords for web search JMJS 08.12.1 2245
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6491
86  ncverilog option example JMJS 10.6.8 8078
85  [Verilog]Latch example JMJS 08.12.1 2831
84  Pad verilog example JMJS 01.3.16 4740
83  [ModelSim] vector JMJS 01.3.16 2437
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2718
81  [temp]PIPE JMJS 08.10.2 2090
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2183
79  YCbCr2RGB.v JMJS 10.5.12 2374
78  [VHDL]rom64x8 JMJS 09.3.27 1959
77  [function]vector_compare JMJS 02.6.19 1867
76  [function]vector2integer JMJS 02.6.19 1996
75  [VHDL]ram8x4x8 JMJS 08.12.1 1845
74  [¿¹]shift JMJS 02.6.19 2254
73  test JMJS 09.7.20 2048
72  test JMJS 09.7.20 1756
71  test JMJS 09.7.20 1755
70  test JMJS 09.7.20 1852
69  test JMJS 09.7.20 1898
68  test JMJS 09.7.20 1845
67  test JMJS 09.7.20 1763
66  test JMJS 09.7.20 1743
65  test JMJS 09.7.20 1836
64  test JMJS 09.7.20 2048
63  test JMJS 09.7.20 2059
62  test JMJS 09.7.20 1980
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3789
60  test JMJS 09.7.20 1688
59  test JMJS 09.7.20 1850
58  test JMJS 09.7.20 1826
57  test JMJS 09.7.20 1781
56  test JMJS 09.7.20 1837
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2380
54  [verilog]create_generated_clock JMJS 15.4.28 2350
53  [Verilog]JDIFF JMJS 14.7.4 1625
52  [verilog]parameter definition JMJS 14.3.5 1935
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4888
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2616
49  Verdi JMJS 10.4.22 3391
48  draw hexa JMJS 10.4.9 1979
47  asfifo - Async FIFO JMJS 10.4.8 1842
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3503
45  synplify batch JMJS 10.3.8 2614
44  ÀüÀڽðè Type A JMJS 08.11.28 2138
43  I2C Webpage JMJS 08.2.25 1972
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 6129
41  [Verilog]vstring JMJS 17.9.27 2203
40  Riviera Simple Case JMJS 09.4.29 3316
39  [VHDL]DES Example JMJS 07.6.15 3121
38  [verilog]RAM example JMJS 09.6.5 2884
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2159
36  Jamie's VHDL Handbook JMJS 08.11.28 2825
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3439
34  RTL Job JMJS 09.4.29 2290
33  [VHDL]type example - package TYPES JMJS 06.2.2 1904
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9492
30  [verilog]array_module JMJS 05.12.8 2415
29  [verilog-2001]generate JMJS 05.12.8 3519
28  protected JMJS 05.11.18 2181
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2980
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1958
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2604
23  Array Of Array JMJS 04.8.16 2123
22  dumpfile, dumpvars JMJS 04.7.19 3747
21  Vending Machine Jamie 02.12.16 10203
20  Mini Vending Machine1 Jamie 02.12.10 7086
19  Mini Vending Machine Jamie 02.12.6 9938
18  Key Jamie 02.11.29 5104
17  Stop Watch Jamie 02.11.25 5744
16  Mealy Machine Jamie 02.8.29 6850
15  Moore Machine Jamie 02.8.29 18157
14  Up Down Counter Jamie 02.8.29 4194
13  Up Counter Jamie 02.8.29 2881
12  Edge Detecter Jamie 02.8.29 3111
11  Concept4 Jamie 02.8.28 2168
10  Concept3 Jamie 02.8.28 2196
9  Concept2_1 Jamie 02.8.28 2082
8  Concept2 Jamie 02.8.28 2173
7  Concept1 Jamie 02.8.26 2325
6  Tri State Buffer Jamie 02.8.26 3682
5  8x3 Encoder Jamie 02.8.28 4299
4  3x8 Decoder Jamie 02.8.28 3957
3  4bit Comparator Jamie 02.8.26 3338
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5615
1  Two Input Logic Jamie 02.8.26 2580
[1]