LogIn E-mail
¼³°èÀ̾߱â
Pad verilog example
# 84 JMJS    01.3.16 18:16

module pad_io ( PAD, A, Y, EN );
inout PAD;
input A;
input EN;
output Y;

assign Y = PAD;
assign PAD = ~EN ? A : 1'bz;
endmodule

module pad_io2 ( PAD, A, Y, E );
inout PAD;
input A;
input E;
output Y;

assign Y = PAD;
assign PAD = E ? A : 1'bz;
endmodule

module pad_ot ( PAD, A, EN );
output PAD;
input A;
input EN;

assign PAD = ~EN ? A : 1'bz;
endmodule

module pad_i ( PAD, Y );
input PAD;
output Y;

assign Y = PAD;
endmodule

°Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
98  interface JMJS 25.1.20 292
97  test plusargs value plusargs JMJS 24.9.5 330
96  color text JMJS 24.7.13 347
95  draw_hexa.v JMJS 10.6.17 2523
94  jmjsxram3.v JMJS 10.4.9 2352
93  Verilog document JMJS 11.1.24 2966
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2535
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3961
90  gtkwave PC version JMJS 09.3.30 2329
89  ncsim option example JMJS 08.12.1 4705
88  [¿µ»ó]keywords for web search JMJS 08.12.1 2311
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6523
86  ncverilog option example JMJS 10.6.8 8161
85  [Verilog]Latch example JMJS 08.12.1 2902
84  Pad verilog example JMJS 01.3.16 4837
83  [ModelSim] vector JMJS 01.3.16 2521
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2788
81  [temp]PIPE JMJS 08.10.2 2174
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2262
79  YCbCr2RGB.v JMJS 10.5.12 2445
78  [VHDL]rom64x8 JMJS 09.3.27 2012
77  [function]vector_compare JMJS 02.6.19 1922
76  [function]vector2integer JMJS 02.6.19 2103
75  [VHDL]ram8x4x8 JMJS 08.12.1 1886
74  [¿¹]shift JMJS 02.6.19 2312
73  test JMJS 09.7.20 2128
72  test JMJS 09.7.20 1775
71  test JMJS 09.7.20 1843
70  test JMJS 09.7.20 1944
69  test JMJS 09.7.20 1983
68  test JMJS 09.7.20 1920
67  test JMJS 09.7.20 1851
66  test JMJS 09.7.20 1813
65  test JMJS 09.7.20 1908
64  test JMJS 09.7.20 2124
63  test JMJS 09.7.20 2145
62  test JMJS 09.7.20 2066
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3854
60  test JMJS 09.7.20 1712
59  test JMJS 09.7.20 1943
58  test JMJS 09.7.20 1893
57  test JMJS 09.7.20 1857
56  test JMJS 09.7.20 1899
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2408
54  [verilog]create_generated_clock JMJS 15.4.28 2386
53  [Verilog]JDIFF JMJS 14.7.4 1707
52  [verilog]parameter definition JMJS 14.3.5 2009
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4937
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2652
49  Verdi JMJS 10.4.22 3468
48  draw hexa JMJS 10.4.9 2021
47  asfifo - Async FIFO JMJS 10.4.8 1893
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3563
45  synplify batch JMJS 10.3.8 2701
44  ÀüÀڽðè Type A JMJS 08.11.28 2212
43  I2C Webpage JMJS 08.2.25 2052
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 6200
41  [Verilog]vstring JMJS 17.9.27 2269
40  Riviera Simple Case JMJS 09.4.29 3358
39  [VHDL]DES Example JMJS 07.6.15 3198
38  [verilog]RAM example JMJS 09.6.5 2968
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2235
36  Jamie's VHDL Handbook JMJS 08.11.28 2892
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3500
34  RTL Job JMJS 09.4.29 2392
33  [VHDL]type example - package TYPES JMJS 06.2.2 1944
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9566
30  [verilog]array_module JMJS 05.12.8 2463
29  [verilog-2001]generate JMJS 05.12.8 3594
28  protected JMJS 05.11.18 2247
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3022
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2014
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2648
23  Array Of Array JMJS 04.8.16 2165
22  dumpfile, dumpvars JMJS 04.7.19 3828
21  Vending Machine Jamie 02.12.16 10272
20  Mini Vending Machine1 Jamie 02.12.10 7156
19  Mini Vending Machine Jamie 02.12.6 10007
18  Key Jamie 02.11.29 5168
17  Stop Watch Jamie 02.11.25 5782
16  Mealy Machine Jamie 02.8.29 6918
15  Moore Machine Jamie 02.8.29 18252
14  Up Down Counter Jamie 02.8.29 4267
13  Up Counter Jamie 02.8.29 2966
12  Edge Detecter Jamie 02.8.29 3184
11  Concept4 Jamie 02.8.28 2210
10  Concept3 Jamie 02.8.28 2258
9  Concept2_1 Jamie 02.8.28 2146
8  Concept2 Jamie 02.8.28 2238
7  Concept1 Jamie 02.8.26 2341
6  Tri State Buffer Jamie 02.8.26 3790
5  8x3 Encoder Jamie 02.8.28 4392
4  3x8 Decoder Jamie 02.8.28 4024
3  4bit Comparator Jamie 02.8.26 3402
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5633
1  Two Input Logic Jamie 02.8.26 2644
[1]