LogIn E-mail
¼³°èÀ̾߱â
Pad verilog example
# 84 JMJS    01.3.16 18:16

module pad_io ( PAD, A, Y, EN );
inout PAD;
input A;
input EN;
output Y;

assign Y = PAD;
assign PAD = ~EN ? A : 1'bz;
endmodule

module pad_io2 ( PAD, A, Y, E );
inout PAD;
input A;
input E;
output Y;

assign Y = PAD;
assign PAD = E ? A : 1'bz;
endmodule

module pad_ot ( PAD, A, EN );
output PAD;
input A;
input EN;

assign PAD = ~EN ? A : 1'bz;
endmodule

module pad_i ( PAD, Y );
input PAD;
output Y;

assign Y = PAD;
endmodule

°Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
98  interface JMJS 25.1.20 286
97  test plusargs value plusargs JMJS 24.9.5 327
96  color text JMJS 24.7.13 344
95  draw_hexa.v JMJS 10.6.17 2521
94  jmjsxram3.v JMJS 10.4.9 2343
93  Verilog document JMJS 11.1.24 2960
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2526
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3954
90  gtkwave PC version JMJS 09.3.30 2323
89  ncsim option example JMJS 08.12.1 4695
88  [¿µ»ó]keywords for web search JMJS 08.12.1 2303
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6520
86  ncverilog option example JMJS 10.6.8 8155
85  [Verilog]Latch example JMJS 08.12.1 2895
84  Pad verilog example JMJS 01.3.16 4824
83  [ModelSim] vector JMJS 01.3.16 2513
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2779
81  [temp]PIPE JMJS 08.10.2 2166
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2256
79  YCbCr2RGB.v JMJS 10.5.12 2437
78  [VHDL]rom64x8 JMJS 09.3.27 2003
77  [function]vector_compare JMJS 02.6.19 1916
76  [function]vector2integer JMJS 02.6.19 2094
75  [VHDL]ram8x4x8 JMJS 08.12.1 1881
74  [¿¹]shift JMJS 02.6.19 2307
73  test JMJS 09.7.20 2123
72  test JMJS 09.7.20 1773
71  test JMJS 09.7.20 1834
70  test JMJS 09.7.20 1935
69  test JMJS 09.7.20 1975
68  test JMJS 09.7.20 1914
67  test JMJS 09.7.20 1839
66  test JMJS 09.7.20 1807
65  test JMJS 09.7.20 1901
64  test JMJS 09.7.20 2117
63  test JMJS 09.7.20 2136
62  test JMJS 09.7.20 2058
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3849
60  test JMJS 09.7.20 1710
59  test JMJS 09.7.20 1932
58  test JMJS 09.7.20 1884
57  test JMJS 09.7.20 1848
56  test JMJS 09.7.20 1892
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2403
54  [verilog]create_generated_clock JMJS 15.4.28 2380
53  [Verilog]JDIFF JMJS 14.7.4 1696
52  [verilog]parameter definition JMJS 14.3.5 1998
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4928
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2647
49  Verdi JMJS 10.4.22 3462
48  draw hexa JMJS 10.4.9 2018
47  asfifo - Async FIFO JMJS 10.4.8 1889
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3558
45  synplify batch JMJS 10.3.8 2693
44  ÀüÀڽðè Type A JMJS 08.11.28 2205
43  I2C Webpage JMJS 08.2.25 2045
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 6192
41  [Verilog]vstring JMJS 17.9.27 2263
40  Riviera Simple Case JMJS 09.4.29 3353
39  [VHDL]DES Example JMJS 07.6.15 3188
38  [verilog]RAM example JMJS 09.6.5 2957
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2232
36  Jamie's VHDL Handbook JMJS 08.11.28 2887
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3496
34  RTL Job JMJS 09.4.29 2381
33  [VHDL]type example - package TYPES JMJS 06.2.2 1938
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9563
30  [verilog]array_module JMJS 05.12.8 2459
29  [verilog-2001]generate JMJS 05.12.8 3590
28  protected JMJS 05.11.18 2241
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3018
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2007
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2644
23  Array Of Array JMJS 04.8.16 2162
22  dumpfile, dumpvars JMJS 04.7.19 3821
21  Vending Machine Jamie 02.12.16 10263
20  Mini Vending Machine1 Jamie 02.12.10 7151
19  Mini Vending Machine Jamie 02.12.6 9999
18  Key Jamie 02.11.29 5161
17  Stop Watch Jamie 02.11.25 5779
16  Mealy Machine Jamie 02.8.29 6915
15  Moore Machine Jamie 02.8.29 18241
14  Up Down Counter Jamie 02.8.29 4262
13  Up Counter Jamie 02.8.29 2957
12  Edge Detecter Jamie 02.8.29 3175
11  Concept4 Jamie 02.8.28 2205
10  Concept3 Jamie 02.8.28 2255
9  Concept2_1 Jamie 02.8.28 2140
8  Concept2 Jamie 02.8.28 2231
7  Concept1 Jamie 02.8.26 2338
6  Tri State Buffer Jamie 02.8.26 3780
5  8x3 Encoder Jamie 02.8.28 4385
4  3x8 Decoder Jamie 02.8.28 4017
3  4bit Comparator Jamie 02.8.26 3397
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5631
1  Two Input Logic Jamie 02.8.26 2636
[1]