LogIn E-mail
설계이야기
[verilog]create_generated_clock
# 54 JMJS    15.4.28 17:29

set target_clock_period_0    10.00
set shrink_ratio         1.00
set clock_period_0    [expr ${target_clock_period_0} * ${shrink_ratio}]

create_clock -name ACLK  -period $clock_period_0 [get_ports ACLK]
create_generated_clock -name ACLK2 -source [get_ports ACLK] -divide_by 2 [get_ports ACLK2]

  Startpoint: DATA0_reg[0]              (rising edge-triggered flip-flop clocked by ACLK)
  Endpoint: DATA2_reg[0]            (rising edge-triggered flip-flop clocked by ACLK)
   --------------------------------------------------------------------------
  clock ACLK (rise edge)                                0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  DATA0_reg[0]/CK (SDFFRPQ_X1M_A9TL_C34)                0.0000     0.0000 r

  Startpoint: DATA1_reg[0]              (rising edge-triggered flip-flop clocked by ACLK2)
  Endpoint: DATA3_reg[0]            (rising edge-triggered flip-flop clocked by ACLK2)
  --------------------------------------------------------------------------
  clock ACLK2 (rise edge)                               0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  DATA1_reg[0]/CK (SDFFRPQ_X1M_A9TL_C34)                0.0000     0.0000 r

  Startpoint: DATA4_reg[0]              (rising edge-triggered flip-flop clocked by ACLK)
  Endpoint: oDATA[0]                   (output port clocked by ACLK2)
  --------------------------------------------------------------------------
  clock ACLK (rise edge)                               10.0000    10.0000
  clock network delay (ideal)                           0.0000    10.0000
  DATA4_reg[0]/CK (SDFFRPQ_X1M_A9TL_C34)                0.0000    10.0000 r

create_generated_clock

Create clock

create_clock -name $clock_name -p $clock_period -w [list 0 $half_period] [get_ports $clock_pin]

create_clock -name $clock_name -p $clock_period -w [list 0 $half_period] [get_pins $clock_pin]

create_generated_clock -name $clock_name -source [get_ports $mclock_name] -divided_by $div [get_pins $clock_pin]

create_generated_clock -name $clock_name -source [get_pins $mclock_name] -divided_by $div [get_pins $clock_pin]


#Constrain the base clock

create_clock -add -period 10.000 \
-waveform { 0.000 5.000 } \
-name clock_name \
[get_ports clock]

#Constrain the output clock clock

create_generated_clock -add -source PLL_inst|inclk[0] \
-name PLL_inst|clk[1] \
-multiply_by 2 \
-master_clock clock_name \
[get_pins PLL_inst|clk[1]]

# Create a virtual clock to describe the data clock in
# the external device
create_clock -name virt_clk -period 10

# Create a base clock on the input port of the FPGA, with a 10 ns period
create_clock -name input_clock -period 10 [get_ports clk_in]

# Create generated clocks on the PLL outputs
create_generated_clock -name data_clock -source [get_pins pll|inclk[0]] \
-phase 90 [get_pins pll|clk[0]]

# Add maximum and minimum input delay constraints
# assuming a skew requirement of +/- 250ps
# Use the equations for the input delay values listed above
set_input_delay -max -clock virt_clk 0.250 [get_ports data_in*]
set_input_delay -min -clock virt_clk -0.250 [get_ports data_in*]
set_input_delay -max -clock virt_clk -clock_fall \
0.250 [get_ports data_in*] -add
set_input_delay -min -clock virt_clk -clock_fall \
-0.250 [get_ports data_in*] -add

# Add false path exceptions for cross-clock transfers
set_false_path -setup -end -rise_from [get_clocks virt_clk] \
-fall_to [get_clocks data_clock]
set_false_path -setup -end -fall_from [get_clocks virt_clk] \
-rise_to [get_clocks data_clock]
set_false_path -hold -end -rise_from [get_clocks virt_clk] \
-rise_to [get_clocks data_clock]
set_false_path -hold -end -fall_from [get_clocks virt_clk] \
-fall_to [get_clocks data_clock]

첨부파일: SYN_CG_tar.gz
게시물: 93 건, 현재: 1 / 1 쪽
[1]
번호 제       목 작성자 등록일 방문
95  draw_hexa.v JMJS 10.6.17 2049
94  jmjsxram3.v JMJS 10.4.9 1791
93  Verilog document JMJS 11.1.24 2384
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 1941
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3438
90  gtkwave PC version JMJS 09.3.30 1731
89  ncsim option example JMJS 08.12.1 4129
88  [영상]keywords for web search JMJS 08.12.1 1766
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6115
86  ncverilog option example JMJS 10.6.8 7494
85  [Verilog]Latch example JMJS 08.12.1 2351
84  Pad verilog example JMJS 01.3.16 4285
83  [ModelSim] vector JMJS 01.3.16 1964
82  RTL Code 분석순서 JMJS 09.4.29 2252
81  [temp]PIPE JMJS 08.10.2 1632
80  [temp]always-forever 무한루프 JMJS 08.10.2 1696
79  YCbCr2RGB.v JMJS 10.5.12 1911
78  [VHDL]rom64x8 JMJS 09.3.27 1519
77  [function]vector_compare JMJS 02.6.19 1488
76  [function]vector2integer JMJS 02.6.19 1559
75  [VHDL]ram8x4x8 JMJS 08.12.1 1423
74  [예]shift JMJS 02.6.19 1793
73  test JMJS 09.7.20 1555
72  test JMJS 09.7.20 1369
71  test JMJS 09.7.20 1317
70  test JMJS 09.7.20 1405
69  test JMJS 09.7.20 1443
68  test JMJS 09.7.20 1368
67  test JMJS 09.7.20 1283
66  test JMJS 09.7.20 1261
65  test JMJS 09.7.20 1350
64  test JMJS 09.7.20 1623
63  test JMJS 09.7.20 1618
62  test JMJS 09.7.20 1544
61  VHDL의 연산자 우선순위 JMJS 09.7.20 3402
60  test JMJS 09.7.20 1275
59  test JMJS 09.7.20 1368
58  test JMJS 09.7.20 1400
57  test JMJS 09.7.20 1315
56  test JMJS 09.7.20 1368
55  verilog 학과 샘플강의 JMJS 16.5.30 2031
54  [verilog]create_generated_clock JMJS 15.4.28 1969
53  [Verilog]JDIFF JMJS 14.7.4 1238
52  [verilog]parameter definition JMJS 14.3.5 1499
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4456
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2229
49  Verdi JMJS 10.4.22 2863
48  draw hexa JMJS 10.4.9 1585
47  asfifo - Async FIFO JMJS 10.4.8 1414
46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 3085
45  synplify batch JMJS 10.3.8 2174
44  전자시계 Type A JMJS 08.11.28 1671
43  I2C Webpage JMJS 08.2.25 1541
42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 5879
41  [Verilog]vstring JMJS 17.9.27 1779
40  Riviera Simple Case JMJS 09.4.29 2952
39  [VHDL]DES Example JMJS 07.6.15 2655
38  [verilog]RAM example JMJS 09.6.5 2454
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1681
36  Jamie's VHDL Handbook JMJS 08.11.28 2333
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 2962
34  RTL Job JMJS 09.4.29 1819
33  [VHDL]type example - package TYPES JMJS 06.2.2 1512
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9358
30  [verilog]array_module JMJS 05.12.8 1893
29  [verilog-2001]generate JMJS 05.12.8 3109
28  protected JMJS 05.11.18 1715
27  design에 latch가 있으면 안되나요? JMJS 09.7.20 2555
26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 1596
25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 2149
23  Array Of Array JMJS 04.8.16 1715
22  dumpfile, dumpvars JMJS 04.7.19 3347
21  Vending Machine Jamie 02.12.16 9870
20  Mini Vending Machine1 Jamie 02.12.10 6645
19  Mini Vending Machine Jamie 02.12.6 9546
18  Key Jamie 02.11.29 4710
17  Stop Watch Jamie 02.11.25 5427
16  Mealy Machine Jamie 02.8.29 6448
15  Moore Machine Jamie 02.8.29 17083
14  Up Down Counter Jamie 02.8.29 3712
13  Up Counter Jamie 02.8.29 2453
12  Edge Detecter Jamie 02.8.29 2697
11  Concept4 Jamie 02.8.28 1800
10  Concept3 Jamie 02.8.28 1757
9  Concept2_1 Jamie 02.8.28 1646
8  Concept2 Jamie 02.8.28 1720
7  Concept1 Jamie 02.8.26 1944
6  Tri State Buffer Jamie 02.8.26 3241
5  8x3 Encoder Jamie 02.8.28 3879
4  3x8 Decoder Jamie 02.8.28 3562
3  4bit Comparator Jamie 02.8.26 2911
2  가위 바위 보 게임 Jamie 02.8.26 5311
1  Two Input Logic Jamie 02.8.26 2171
[1]