LogIn E-mail
¼³°èÀ̾߱â
[Verilog]vstring
# 41 JMJS    17.9.27 15:36

Strings in Verilog
A quick reference on a couple of ways to manipulate strings in Verilog HDL.
Declaration
There is no string data type is Verilog, so use the following to declare a register to hold a string.

reg[n*8:0] string;

Where the maximum length of the string is n characters. It takes 8 bits to store each character.
Usage
string = "Hello World"; $sdisplay("%s", string); // will get "Hello World"

Also, normal concatination will work, for the most part. So something like:

string = {"/path/to/file","/","filename",".txt"};

will result in a string useful to pass to $open to open a file.

For anything more advanced, a very good function is

$sformat(string,"%s %d %s",str1,num,str2);

would produce the string with the three varibles concatinated together and spaces in between.

//------------------------------------------------------------------------------------------------------------------------------------------

module vstring ();

function [10 *8 -1:0] int2str;
input [31:0] inum;
begin
        int2str = 0;
        while(inum > 0) begin
                int2str = {"0" + (inum - (inum/10)*10), int2str[79:8]};
                inum = inum / 10;
        end
end
endfunction

function [256 *8 -1:0] strfilter;
input [256 *8 -1:0] iline;
input [7:0] cnum;
integer i;
begin
        strfilter = 0;
        for(i=0;(i<256)&&(cnum>0); i=i+1) begin
                if(iline[2047:2040] != 0) begin
                        strfilter = {strfilter, iline[2047:2040]};
                        cnum = cnum -1;
                end
                iline = iline<<8;
        end
        while(cnum>0) begin
                strfilter = {strfilter, 8'h0};
                cnum = cnum -1;
        end
end
endfunction

`define ULINE "./cpu/u"
reg [32 *8 -1:0] num32;
reg [ 2 *8 -1:0] num2;
integer fp;
integer i;
initial begin
        for(i=8;i<12;i=i+1) begin
                num2 = "0" +i -(i/10)*10;
                if(i/10) num2[15:8] = "0" + i/10;
                num32 = strfilter({`ULINE, num2, "_A_",int2str(i),".txt"},32);
                $display("%s",num32);
                fp = $fopen(num32);
                $fwrite(fp,"%s",num32);
                $fclose(fp);
        end
end
endmodule

°Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
98  interface JMJS 25.1.20 351
97  test plusargs value plusargs JMJS 24.9.5 357
96  color text JMJS 24.7.13 412
95  draw_hexa.v JMJS 10.6.17 2560
94  jmjsxram3.v JMJS 10.4.9 2532
93  Verilog document JMJS 11.1.24 3102
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2712
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4143
90  gtkwave PC version JMJS 09.3.30 2528
89  ncsim option example JMJS 08.12.1 4880
88  [¿µ»ó]keywords for web search JMJS 08.12.1 2479
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6568
86  ncverilog option example JMJS 10.6.8 8347
85  [Verilog]Latch example JMJS 08.12.1 3071
84  Pad verilog example JMJS 01.3.16 5023
83  [ModelSim] vector JMJS 01.3.16 2700
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2952
81  [temp]PIPE JMJS 08.10.2 2359
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2443
79  YCbCr2RGB.v JMJS 10.5.12 2592
78  [VHDL]rom64x8 JMJS 09.3.27 2156
77  [function]vector_compare JMJS 02.6.19 2014
76  [function]vector2integer JMJS 02.6.19 2281
75  [VHDL]ram8x4x8 JMJS 08.12.1 1971
74  [¿¹]shift JMJS 02.6.19 2447
73  test JMJS 09.7.20 2318
72  test JMJS 09.7.20 1806
71  test JMJS 09.7.20 2049
70  test JMJS 09.7.20 2119
69  test JMJS 09.7.20 2165
68  test JMJS 09.7.20 2112
67  test JMJS 09.7.20 2051
66  test JMJS 09.7.20 2004
65  test JMJS 09.7.20 2119
64  test JMJS 09.7.20 2287
63  test JMJS 09.7.20 2344
62  test JMJS 09.7.20 2231
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 4016
60  test JMJS 09.7.20 1737
59  test JMJS 09.7.20 2163
58  test JMJS 09.7.20 2077
57  test JMJS 09.7.20 2028
56  test JMJS 09.7.20 2082
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2446
54  [verilog]create_generated_clock JMJS 15.4.28 2442
53  [Verilog]JDIFF JMJS 14.7.4 1906
52  [verilog]parameter definition JMJS 14.3.5 2182
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5131
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2712
49  Verdi JMJS 10.4.22 3650
48  draw hexa JMJS 10.4.9 2104
47  asfifo - Async FIFO JMJS 10.4.8 1974
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3672
45  synplify batch JMJS 10.3.8 2876
44  ÀüÀڽðè Type A JMJS 08.11.28 2405
43  I2C Webpage JMJS 08.2.25 2225
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 6260
41  [Verilog]vstring JMJS 17.9.27 2394
40  Riviera Simple Case JMJS 09.4.29 3488
39  [VHDL]DES Example JMJS 07.6.15 3391
38  [verilog]RAM example JMJS 09.6.5 3168
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2398
36  Jamie's VHDL Handbook JMJS 08.11.28 3071
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3675
34  RTL Job JMJS 09.4.29 2601
33  [VHDL]type example - package TYPES JMJS 06.2.2 1999
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9714
30  [verilog]array_module JMJS 05.12.8 2619
29  [verilog-2001]generate JMJS 05.12.8 3771
28  protected JMJS 05.11.18 2456
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3147
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2107
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2762
23  Array Of Array JMJS 04.8.16 2304
22  dumpfile, dumpvars JMJS 04.7.19 4015
21  Vending Machine Jamie 02.12.16 10444
20  Mini Vending Machine1 Jamie 02.12.10 7318
19  Mini Vending Machine Jamie 02.12.6 10121
18  Key Jamie 02.11.29 5346
17  Stop Watch Jamie 02.11.25 5839
16  Mealy Machine Jamie 02.8.29 7063
15  Moore Machine Jamie 02.8.29 18405
14  Up Down Counter Jamie 02.8.29 4464
13  Up Counter Jamie 02.8.29 3151
12  Edge Detecter Jamie 02.8.29 3344
11  Concept4 Jamie 02.8.28 2251
10  Concept3 Jamie 02.8.28 2407
9  Concept2_1 Jamie 02.8.28 2287
8  Concept2 Jamie 02.8.28 2366
7  Concept1 Jamie 02.8.26 2367
6  Tri State Buffer Jamie 02.8.26 4000
5  8x3 Encoder Jamie 02.8.28 4557
4  3x8 Decoder Jamie 02.8.28 4179
3  4bit Comparator Jamie 02.8.26 3563
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5660
1  Two Input Logic Jamie 02.8.26 2815
[1]