LogIn E-mail
¼³°èÀ̾߱â
8x3 Encoder
# 5 Jamie    02.8.28 15:46

1.Spec

ÀÚ, ¿À´ÃÀº Encoder¿¡ ´ëÇØ ¾Ë¾Æº¸°Ú½À´Ï´Ù.
Encoder´Â º°°³ÀÇ data¸¦ codeedµÈ ÇüÅ·Π¹Ù²Ù±âÀ§ÇØ »ç¿ëµË´Ï´Ù.
½±°Ô ¼³¸íÇϸé 2**nÀÇ input lineÀ» °¡Áö°í ÀÖ´Â encoder´Â input data¸¦ encodeÇØ¼­
n encoded output lineÀ» ¸¸µé¾î ³À´Ï´Ù.
case¹®À» ÀÌ¿ëÇØ¼­ modelingÀ» Çϰí, default "don't care" value¸¦ »ç¿ëÇØ¾ßÇÕ´Ï´Ù.
±×·³, 8*3 encoder¸¦ designÇØ º¸°Ú½À´Ï´Ù.

2.Input/Output



3.RTL Code : encoder83.vhd
  Test Vector : encoder83_tb.vhd

°Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
98  interface JMJS 25.1.20 218
97  test plusargs value plusargs JMJS 24.9.5 275
96  color text JMJS 24.7.13 278
95  draw_hexa.v JMJS 10.6.17 2483
94  jmjsxram3.v JMJS 10.4.9 2234
93  Verilog document JMJS 11.1.24 2841
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2429
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3849
90  gtkwave PC version JMJS 09.3.30 2194
89  ncsim option example JMJS 08.12.1 4571
88  [¿µ»ó]keywords for web search JMJS 08.12.1 2203
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6478
86  ncverilog option example JMJS 10.6.8 8046
85  [Verilog]Latch example JMJS 08.12.1 2789
84  Pad verilog example JMJS 01.3.16 4708
83  [ModelSim] vector JMJS 01.3.16 2402
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2689
81  [temp]PIPE JMJS 08.10.2 2044
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2139
79  YCbCr2RGB.v JMJS 10.5.12 2348
78  [VHDL]rom64x8 JMJS 09.3.27 1929
77  [function]vector_compare JMJS 02.6.19 1853
76  [function]vector2integer JMJS 02.6.19 1964
75  [VHDL]ram8x4x8 JMJS 08.12.1 1824
74  [¿¹]shift JMJS 02.6.19 2214
73  test JMJS 09.7.20 2007
72  test JMJS 09.7.20 1744
71  test JMJS 09.7.20 1716
70  test JMJS 09.7.20 1815
69  test JMJS 09.7.20 1858
68  test JMJS 09.7.20 1803
67  test JMJS 09.7.20 1713
66  test JMJS 09.7.20 1699
65  test JMJS 09.7.20 1794
64  test JMJS 09.7.20 2005
63  test JMJS 09.7.20 2026
62  test JMJS 09.7.20 1948
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3748
60  test JMJS 09.7.20 1675
59  test JMJS 09.7.20 1815
58  test JMJS 09.7.20 1788
57  test JMJS 09.7.20 1744
56  test JMJS 09.7.20 1790
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2359
54  [verilog]create_generated_clock JMJS 15.4.28 2336
53  [Verilog]JDIFF JMJS 14.7.4 1601
52  [verilog]parameter definition JMJS 14.3.5 1894
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4847
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2601
49  Verdi JMJS 10.4.22 3354
48  draw hexa JMJS 10.4.9 1958
47  asfifo - Async FIFO JMJS 10.4.8 1813
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3469
45  synplify batch JMJS 10.3.8 2575
44  ÀüÀڽðè Type A JMJS 08.11.28 2091
43  I2C Webpage JMJS 08.2.25 1939
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 6089
41  [Verilog]vstring JMJS 17.9.27 2166
40  Riviera Simple Case JMJS 09.4.29 3284
39  [VHDL]DES Example JMJS 07.6.15 3073
38  [verilog]RAM example JMJS 09.6.5 2837
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2115
36  Jamie's VHDL Handbook JMJS 08.11.28 2779
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3405
34  RTL Job JMJS 09.4.29 2245
33  [VHDL]type example - package TYPES JMJS 06.2.2 1885
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9448
30  [verilog]array_module JMJS 05.12.8 2384
29  [verilog-2001]generate JMJS 05.12.8 3474
28  protected JMJS 05.11.18 2147
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2953
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1944
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2568
23  Array Of Array JMJS 04.8.16 2083
22  dumpfile, dumpvars JMJS 04.7.19 3705
21  Vending Machine Jamie 02.12.16 10163
20  Mini Vending Machine1 Jamie 02.12.10 7051
19  Mini Vending Machine Jamie 02.12.6 9903
18  Key Jamie 02.11.29 5061
17  Stop Watch Jamie 02.11.25 5728
16  Mealy Machine Jamie 02.8.29 6814
15  Moore Machine Jamie 02.8.29 18091
14  Up Down Counter Jamie 02.8.29 4156
13  Up Counter Jamie 02.8.29 2845
12  Edge Detecter Jamie 02.8.29 3068
11  Concept4 Jamie 02.8.28 2154
10  Concept3 Jamie 02.8.28 2163
9  Concept2_1 Jamie 02.8.28 2048
8  Concept2 Jamie 02.8.28 2140
7  Concept1 Jamie 02.8.26 2309
6  Tri State Buffer Jamie 02.8.26 3642
5  8x3 Encoder Jamie 02.8.28 4257
4  3x8 Decoder Jamie 02.8.28 3915
3  4bit Comparator Jamie 02.8.26 3302
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5602
1  Two Input Logic Jamie 02.8.26 2544
[1]