LogIn E-mail
¼³°èÀ̾߱â
PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog)
# 42 JMJS    13.1.14 10:41

http://bleyer.org/icarus/

-----------------------
PC Icarus Verilog programÀº ´ÙÀ½ directory¿¡¼­ ±¸ÇÒ ¼ö ÀÖ½À´Ï´Ù.
ftp://ftp.icarus.com/pub/eda/verilog/v0.8/Windows/

WaveformÀ» º¸±â À§ÇÑ gtkwave´Â ´ÙÀ½ page¿¡¼­ gtkwave-current_w9x.zip link¸¦ Ŭ¸¯ÇϽðųª:
http://linux-workshop.com/bybell/ver/wave/gtkwave9x.html

http://linux-workshop.com/bybell/ver/gtkwave-current_w9x.zip
À» ¹Ù·Î download ÇÏ½Ã¸é µË´Ï´Ù.

1. iverilog-0.8-setup.exe¸¦ ½ÇÇà½Ãŵ´Ï´Ù. (directory¸¦ c:\iverilog·Î)
2. PC¿¡¼­ path¿¡ c:\iverilog\binÀ» Ãß°¡ÇØ ÁÝ´Ï´Ù.
3. gtkwave-current_w9x.zip¸¦ Àû´çÇÑ °÷¿¡ Ç®¾îÁÝ´Ï´Ù.
4. gtkwave directory¾È¿¡ ÀÖ´Â dll directory¾È¿¡ ÀÖ´Â dllÆÄÀϵéÀ»
   c:\windows\system directory¾È¿¡ copyÇØ ÁÝ´Ï´Ù.
5. gtkwave.exe¿Í gtkwave.ini ÆÄÀÏÀ» c:\iverilog\bin¾È¿¡ copyÇØ ÁÝ´Ï´Ù.
6. gtkwave zipÀ» Ç®¾ú´ø directory´Â ´õÀÌ»ó ÇÊ¿ä¾øÀ¸¹Ç·Î Áö¿ì¼Åµµ µË´Ï´Ù.
7. Àû´çÇÑ °÷¿¡ work directory¸¦ ¸¸µé¾îÁÝ´Ï´Ù. d:\work
8. ÷ºÎÇÑ abc.v¸¦ d:\work ¾È¿¡ copyÇØ ³õ½À´Ï´Ù.
9. dosâÀ» ¿­¾î d:\work·Î °©´Ï´Ù. cd D:\work
10. %iverilog abc.v
11. %vvp a.out
12. %gtkwave abc.vcd
13. gtkwave menu¿¡¼­ Search ¹Ø¿¡ Signal Search Tree¸¦ ¼±ÅÃÇØ ÁÝ´Ï´Ù.

÷ºÎÆÄÀÏ: abc.v hello.v verilog-0.9.1-0.src.rpm
°Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
98  interface JMJS 25.1.20 278
97  test plusargs value plusargs JMJS 24.9.5 318
96  color text JMJS 24.7.13 337
95  draw_hexa.v JMJS 10.6.17 2519
94  jmjsxram3.v JMJS 10.4.9 2324
93  Verilog document JMJS 11.1.24 2940
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2508
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3934
90  gtkwave PC version JMJS 09.3.30 2303
89  ncsim option example JMJS 08.12.1 4670
88  [¿µ»ó]keywords for web search JMJS 08.12.1 2297
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6514
86  ncverilog option example JMJS 10.6.8 8136
85  [Verilog]Latch example JMJS 08.12.1 2883
84  Pad verilog example JMJS 01.3.16 4802
83  [ModelSim] vector JMJS 01.3.16 2492
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2758
81  [temp]PIPE JMJS 08.10.2 2148
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2237
79  YCbCr2RGB.v JMJS 10.5.12 2419
78  [VHDL]rom64x8 JMJS 09.3.27 1993
77  [function]vector_compare JMJS 02.6.19 1901
76  [function]vector2integer JMJS 02.6.19 2069
75  [VHDL]ram8x4x8 JMJS 08.12.1 1868
74  [¿¹]shift JMJS 02.6.19 2293
73  test JMJS 09.7.20 2102
72  test JMJS 09.7.20 1770
71  test JMJS 09.7.20 1810
70  test JMJS 09.7.20 1907
69  test JMJS 09.7.20 1953
68  test JMJS 09.7.20 1887
67  test JMJS 09.7.20 1821
66  test JMJS 09.7.20 1789
65  test JMJS 09.7.20 1885
64  test JMJS 09.7.20 2097
63  test JMJS 09.7.20 2116
62  test JMJS 09.7.20 2038
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3836
60  test JMJS 09.7.20 1704
59  test JMJS 09.7.20 1905
58  test JMJS 09.7.20 1866
57  test JMJS 09.7.20 1829
56  test JMJS 09.7.20 1871
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2393
54  [verilog]create_generated_clock JMJS 15.4.28 2373
53  [Verilog]JDIFF JMJS 14.7.4 1674
52  [verilog]parameter definition JMJS 14.3.5 1977
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4922
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2639
49  Verdi JMJS 10.4.22 3445
48  draw hexa JMJS 10.4.9 2008
47  asfifo - Async FIFO JMJS 10.4.8 1877
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3540
45  synplify batch JMJS 10.3.8 2680
44  ÀüÀڽðè Type A JMJS 08.11.28 2182
43  I2C Webpage JMJS 08.2.25 2017
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 6173
41  [Verilog]vstring JMJS 17.9.27 2240
40  Riviera Simple Case JMJS 09.4.29 3344
39  [VHDL]DES Example JMJS 07.6.15 3173
38  [verilog]RAM example JMJS 09.6.5 2934
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2208
36  Jamie's VHDL Handbook JMJS 08.11.28 2865
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3479
34  RTL Job JMJS 09.4.29 2347
33  [VHDL]type example - package TYPES JMJS 06.2.2 1929
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9539
30  [verilog]array_module JMJS 05.12.8 2448
29  [verilog-2001]generate JMJS 05.12.8 3567
28  protected JMJS 05.11.18 2228
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3006
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1988
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2636
23  Array Of Array JMJS 04.8.16 2153
22  dumpfile, dumpvars JMJS 04.7.19 3799
21  Vending Machine Jamie 02.12.16 10246
20  Mini Vending Machine1 Jamie 02.12.10 7132
19  Mini Vending Machine Jamie 02.12.6 9980
18  Key Jamie 02.11.29 5144
17  Stop Watch Jamie 02.11.25 5769
16  Mealy Machine Jamie 02.8.29 6904
15  Moore Machine Jamie 02.8.29 18214
14  Up Down Counter Jamie 02.8.29 4239
13  Up Counter Jamie 02.8.29 2929
12  Edge Detecter Jamie 02.8.29 3157
11  Concept4 Jamie 02.8.28 2197
10  Concept3 Jamie 02.8.28 2241
9  Concept2_1 Jamie 02.8.28 2122
8  Concept2 Jamie 02.8.28 2218
7  Concept1 Jamie 02.8.26 2336
6  Tri State Buffer Jamie 02.8.26 3754
5  8x3 Encoder Jamie 02.8.28 4360
4  3x8 Decoder Jamie 02.8.28 3999
3  4bit Comparator Jamie 02.8.26 3381
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5626
1  Two Input Logic Jamie 02.8.26 2617
[1]