LogIn E-mail
¼³°èÀ̾߱â
[function]vector_compare
# 77 JMJS    02.6.19 10:09

function V6MIN (AIN,BIN: std_logic_vector (5 downto 0)) return boolean is
variable result : boolean := False;
begin
        bits : for I in AIN'high downto AIN'low loop
                if(AIN(I) < BIN(I)) then
                        result := True;
                        exit bits;
                elsif(AIN(I) > BIN(I)) then
                        result := False;
                        exit bits;
                end if;
        end loop bits;
        return (result);
end V6MIN;

function V5SAME (AIN,BIN: std_logic_vector (4 downto 0)) return boolean is
variable result : boolean := TRUE;
begin
        bits : for I in AIN'high downto AIN'low loop
                if(AIN(I) /= BIN(I)) then
                        result := FALSE;
                        exit bits;
                end if;
        end loop bits;
        return (result);
end V5SAME;

°Ô½Ã¹°: 93 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
95  draw_hexa.v JMJS 10.6.17 2120
94  jmjsxram3.v JMJS 10.4.9 1855
93  Verilog document JMJS 11.1.24 2428
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2001
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3470
90  gtkwave PC version JMJS 09.3.30 1806
89  ncsim option example JMJS 08.12.1 4177
88  [¿µ»ó]keywords for web search JMJS 08.12.1 1813
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6129
86  ncverilog option example JMJS 10.6.8 7540
85  [Verilog]Latch example JMJS 08.12.1 2420
84  Pad verilog example JMJS 01.3.16 4323
83  [ModelSim] vector JMJS 01.3.16 2019
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2316
81  [temp]PIPE JMJS 08.10.2 1679
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 1772
79  YCbCr2RGB.v JMJS 10.5.12 1968
78  [VHDL]rom64x8 JMJS 09.3.27 1573
77  [function]vector_compare JMJS 02.6.19 1542
76  [function]vector2integer JMJS 02.6.19 1611
75  [VHDL]ram8x4x8 JMJS 08.12.1 1493
74  [¿¹]shift JMJS 02.6.19 1842
73  test JMJS 09.7.20 1627
72  test JMJS 09.7.20 1432
71  test JMJS 09.7.20 1365
70  test JMJS 09.7.20 1475
69  test JMJS 09.7.20 1497
68  test JMJS 09.7.20 1418
67  test JMJS 09.7.20 1344
66  test JMJS 09.7.20 1305
65  test JMJS 09.7.20 1412
64  test JMJS 09.7.20 1668
63  test JMJS 09.7.20 1659
62  test JMJS 09.7.20 1589
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3371
60  test JMJS 09.7.20 1357
59  test JMJS 09.7.20 1435
58  test JMJS 09.7.20 1445
57  test JMJS 09.7.20 1380
56  test JMJS 09.7.20 1431
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2050
54  [verilog]create_generated_clock JMJS 15.4.28 2013
53  [Verilog]JDIFF JMJS 14.7.4 1297
52  [verilog]parameter definition JMJS 14.3.5 1563
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4514
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2280
49  Verdi JMJS 10.4.22 2876
48  draw hexa JMJS 10.4.9 1635
47  asfifo - Async FIFO JMJS 10.4.8 1468
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3100
45  synplify batch JMJS 10.3.8 2225
44  ÀüÀڽðè Type A JMJS 08.11.28 1721
43  I2C Webpage JMJS 08.2.25 1586
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 5726
41  [Verilog]vstring JMJS 17.9.27 1820
40  Riviera Simple Case JMJS 09.4.29 2962
39  [VHDL]DES Example JMJS 07.6.15 2705
38  [verilog]RAM example JMJS 09.6.5 2481
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1746
36  Jamie's VHDL Handbook JMJS 08.11.28 2402
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3026
34  RTL Job JMJS 09.4.29 1871
33  [VHDL]type example - package TYPES JMJS 06.2.2 1560
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9080
30  [verilog]array_module JMJS 05.12.8 1965
29  [verilog-2001]generate JMJS 05.12.8 3130
28  protected JMJS 05.11.18 1770
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2578
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1651
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2196
23  Array Of Array JMJS 04.8.16 1737
22  dumpfile, dumpvars JMJS 04.7.19 3359
21  Vending Machine Jamie 02.12.16 9816
20  Mini Vending Machine1 Jamie 02.12.10 6643
19  Mini Vending Machine Jamie 02.12.6 9463
18  Key Jamie 02.11.29 4705
17  Stop Watch Jamie 02.11.25 5440
16  Mealy Machine Jamie 02.8.29 6437
15  Moore Machine Jamie 02.8.29 16842
14  Up Down Counter Jamie 02.8.29 3756
13  Up Counter Jamie 02.8.29 2503
12  Edge Detecter Jamie 02.8.29 2702
11  Concept4 Jamie 02.8.28 1844
10  Concept3 Jamie 02.8.28 1801
9  Concept2_1 Jamie 02.8.28 1680
8  Concept2 Jamie 02.8.28 1756
7  Concept1 Jamie 02.8.26 1962
6  Tri State Buffer Jamie 02.8.26 3266
5  8x3 Encoder Jamie 02.8.28 3863
4  3x8 Decoder Jamie 02.8.28 3542
3  4bit Comparator Jamie 02.8.26 2933
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5289
1  Two Input Logic Jamie 02.8.26 2204
[1]