LogIn E-mail
설계이야기
Concept2
# 8 Jamie    02.8.28 16:01

1.Spec

con signal이 '1'일 경우 입력 data를 출력합니다.
source에서는 정의하지 않은 con signal이 '0'일 때는 출력 data가 기존의 data값을
그대로 유지하고 있습니다.
즉, 두 번째 컨셉은 latch입니다.

2.Input/Output



3.Timing



4.Block Diagram



5.RTL Code : concept2.vhd
  Test Vector : concept2_tb.vhd

게시물: 93 건, 현재: 1 / 1 쪽
번호 제       목 작성자 등록일 방문
95  draw_hexa.v JMJS 10.6.17 2161
94  jmjsxram3.v JMJS 10.4.9 1898
93  Verilog document JMJS 11.1.24 2476
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2042
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3510
90  gtkwave PC version JMJS 09.3.30 1848
89  ncsim option example JMJS 08.12.1 4216
88  [영상]keywords for web search JMJS 08.12.1 1853
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6172
86  ncverilog option example JMJS 10.6.8 7595
85  [Verilog]Latch example JMJS 08.12.1 2457
84  Pad verilog example JMJS 01.3.16 4364
83  [ModelSim] vector JMJS 01.3.16 2059
82  RTL Code 분석순서 JMJS 09.4.29 2357
81  [temp]PIPE JMJS 08.10.2 1723
80  [temp]always-forever 무한루프 JMJS 08.10.2 1810
79  YCbCr2RGB.v JMJS 10.5.12 2007
78  [VHDL]rom64x8 JMJS 09.3.27 1611
77  [function]vector_compare JMJS 02.6.19 1579
76  [function]vector2integer JMJS 02.6.19 1650
75  [VHDL]ram8x4x8 JMJS 08.12.1 1535
74  [예]shift JMJS 02.6.19 1880
73  test JMJS 09.7.20 1672
72  test JMJS 09.7.20 1471
71  test JMJS 09.7.20 1404
70  test JMJS 09.7.20 1511
69  test JMJS 09.7.20 1540
68  test JMJS 09.7.20 1458
67  test JMJS 09.7.20 1388
66  test JMJS 09.7.20 1343
65  test JMJS 09.7.20 1456
64  test JMJS 09.7.20 1707
63  test JMJS 09.7.20 1699
62  test JMJS 09.7.20 1629
61  VHDL의 연산자 우선순위 JMJS 09.7.20 3410
60  test JMJS 09.7.20 1401
59  test JMJS 09.7.20 1474
58  test JMJS 09.7.20 1479
57  test JMJS 09.7.20 1415
56  test JMJS 09.7.20 1466
55  verilog 학과 샘플강의 JMJS 16.5.30 2084
54  [verilog]create_generated_clock JMJS 15.4.28 2056
53  [Verilog]JDIFF JMJS 14.7.4 1333
52  [verilog]parameter definition JMJS 14.3.5 1600
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4551
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2318
49  Verdi JMJS 10.4.22 2933
48  draw hexa JMJS 10.4.9 1670
47  asfifo - Async FIFO JMJS 10.4.8 1503
46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 3140
45  synplify batch JMJS 10.3.8 2260
44  전자시계 Type A JMJS 08.11.28 1759
43  I2C Webpage JMJS 08.2.25 1620
42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 5763
41  [Verilog]vstring JMJS 17.9.27 1852
40  Riviera Simple Case JMJS 09.4.29 2998
39  [VHDL]DES Example JMJS 07.6.15 2740
38  [verilog]RAM example JMJS 09.6.5 2519
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1779
36  Jamie's VHDL Handbook JMJS 08.11.28 2435
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3069
34  RTL Job JMJS 09.4.29 1917
33  [VHDL]type example - package TYPES JMJS 06.2.2 1600
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9121
30  [verilog]array_module JMJS 05.12.8 2029
29  [verilog-2001]generate JMJS 05.12.8 3165
28  protected JMJS 05.11.18 1811
27  design에 latch가 있으면 안되나요? JMJS 09.7.20 2621
26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 1687
25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 2241
23  Array Of Array JMJS 04.8.16 1774
22  dumpfile, dumpvars JMJS 04.7.19 3395
21  Vending Machine Jamie 02.12.16 9851
20  Mini Vending Machine1 Jamie 02.12.10 6694
19  Mini Vending Machine Jamie 02.12.6 9506
18  Key Jamie 02.11.29 4745
17  Stop Watch Jamie 02.11.25 5473
16  Mealy Machine Jamie 02.8.29 6501
15  Moore Machine Jamie 02.8.29 17565
14  Up Down Counter Jamie 02.8.29 3808
13  Up Counter Jamie 02.8.29 2542
12  Edge Detecter Jamie 02.8.29 2737
11  Concept4 Jamie 02.8.28 1884
10  Concept3 Jamie 02.8.28 1838
9  Concept2_1 Jamie 02.8.28 1721
8  Concept2 Jamie 02.8.28 1791
7  Concept1 Jamie 02.8.26 1998
6  Tri State Buffer Jamie 02.8.26 3305
5  8x3 Encoder Jamie 02.8.28 3900
4  3x8 Decoder Jamie 02.8.28 3575
3  4bit Comparator Jamie 02.8.26 2969
2  가위 바위 보 게임 Jamie 02.8.26 5326
1  Two Input Logic Jamie 02.8.26 2242
[1]