LogIn E-mail
설계이야기
Concept2
# 8 Jamie    02.8.28 16:01

1.Spec

con signal이 '1'일 경우 입력 data를 출력합니다.
source에서는 정의하지 않은 con signal이 '0'일 때는 출력 data가 기존의 data값을
그대로 유지하고 있습니다.
즉, 두 번째 컨셉은 latch입니다.

2.Input/Output



3.Timing



4.Block Diagram



5.RTL Code : concept2.vhd
  Test Vector : concept2_tb.vhd

게시물: 93 건, 현재: 1 / 1 쪽
번호 제       목 작성자 등록일 방문
95  draw_hexa.v JMJS 10.6.17 1852
94  jmjsxram3.v JMJS 10.4.9 1636
93  Verilog document JMJS 11.1.24 2196
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 1776
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3213
90  gtkwave PC version JMJS 09.3.30 1604
89  ncsim option example JMJS 08.12.1 3883
88  [영상]keywords for web search JMJS 08.12.1 1586
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 5843
86  ncverilog option example JMJS 10.6.8 7126
85  [Verilog]Latch example JMJS 08.12.1 2210
84  Pad verilog example JMJS 01.3.16 4079
83  [ModelSim] vector JMJS 01.3.16 1798
82  RTL Code 분석순서 JMJS 09.4.29 2074
81  [temp]PIPE JMJS 08.10.2 1493
80  [temp]always-forever 무한루프 JMJS 08.10.2 1539
79  YCbCr2RGB.v JMJS 10.5.12 1739
78  [VHDL]rom64x8 JMJS 09.3.27 1365
77  [function]vector_compare JMJS 02.6.19 1309
76  [function]vector2integer JMJS 02.6.19 1408
75  [VHDL]ram8x4x8 JMJS 08.12.1 1292
74  [예]shift JMJS 02.6.19 1610
73  test JMJS 09.7.20 1396
72  test JMJS 09.7.20 1236
71  test JMJS 09.7.20 1154
70  test JMJS 09.7.20 1287
69  test JMJS 09.7.20 1306
68  test JMJS 09.7.20 1215
67  test JMJS 09.7.20 1138
66  test JMJS 09.7.20 1114
65  test JMJS 09.7.20 1215
64  test JMJS 09.7.20 1422
63  test JMJS 09.7.20 1415
62  test JMJS 09.7.20 1340
61  VHDL의 연산자 우선순위 JMJS 09.7.20 3058
60  test JMJS 09.7.20 1136
59  test JMJS 09.7.20 1218
58  test JMJS 09.7.20 1230
57  test JMJS 09.7.20 1171
56  test JMJS 09.7.20 1246
55  verilog 학과 샘플강의 JMJS 16.5.30 1702
54  [verilog]create_generated_clock JMJS 15.4.28 1747
53  [Verilog]JDIFF JMJS 14.7.4 1112
52  [verilog]parameter definition JMJS 14.3.5 1370
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4110
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2048
49  Verdi JMJS 10.4.22 2592
48  draw hexa JMJS 10.4.9 1438
47  asfifo - Async FIFO JMJS 10.4.8 1266
46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 2858
45  synplify batch JMJS 10.3.8 2004
44  전자시계 Type A JMJS 08.11.28 1510
43  I2C Webpage JMJS 08.2.25 1390
42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 5248
41  [Verilog]vstring JMJS 17.9.27 1645
40  Riviera Simple Case JMJS 09.4.29 2698
39  [VHDL]DES Example JMJS 07.6.15 2506
38  [verilog]RAM example JMJS 09.6.5 2282
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1567
36  Jamie's VHDL Handbook JMJS 08.11.28 2191
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 2812
34  RTL Job JMJS 09.4.29 1664
33  [VHDL]type example - package TYPES JMJS 06.2.2 1351
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 8616
30  [verilog]array_module JMJS 05.12.8 1696
29  [verilog-2001]generate JMJS 05.12.8 2914
28  protected JMJS 05.11.18 1548
27  design에 latch가 있으면 안되나요? JMJS 09.7.20 2374
26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 1482
25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 1975
23  Array Of Array JMJS 04.8.16 1567
22  dumpfile, dumpvars JMJS 04.7.19 3124
21  Vending Machine Jamie 02.12.16 9458
20  Mini Vending Machine1 Jamie 02.12.10 6311
19  Mini Vending Machine Jamie 02.12.6 9079
18  Key Jamie 02.11.29 4459
17  Stop Watch Jamie 02.11.25 5201
16  Mealy Machine Jamie 02.8.29 6007
15  Moore Machine Jamie 02.8.29 16199
14  Up Down Counter Jamie 02.8.29 3471
13  Up Counter Jamie 02.8.29 2295
12  Edge Detecter Jamie 02.8.29 2454
11  Concept4 Jamie 02.8.28 1622
10  Concept3 Jamie 02.8.28 1618
9  Concept2_1 Jamie 02.8.28 1489
8  Concept2 Jamie 02.8.28 1583
7  Concept1 Jamie 02.8.26 1771
6  Tri State Buffer Jamie 02.8.26 3038
5  8x3 Encoder Jamie 02.8.28 3585
4  3x8 Decoder Jamie 02.8.28 3300
3  4bit Comparator Jamie 02.8.26 2717
2  가위 바위 보 게임 Jamie 02.8.26 4932
1  Two Input Logic Jamie 02.8.26 2020
[1]