LogIn E-mail
¼³°èÀ̾߱â
VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡
# 46 JMJS    02.3.14 21:24

¨ç EDA S/W³ª ASIC Library¿¡ ±¸¾Ö ¹ÞÁö ¾Ê°í ȸ·Î¸¦ ¼³°èÇÒ ¼ö°¡ ÀÖ½À´Ï´Ù.

¨è GateÀÇ Timing Á¤º¸¿Í µ¿ÀÛ »óÅ »Ó¸¸ ¾Æ´Ï¶ó ¹ÝµµÃ¼ ³»ºÎ ȸ·ÎÀÇ
   Design Block,   ³ª¾Æ°¡ System ¼³°è±îÁö °¡´ÉÇÕ´Ï´Ù.

¨é Synthesis ToolÀ» ÀÌ¿ëÇÏ¿© °ËÁõµÈ ½ÇÁ¦ ¹ÝµµÃ¼ ¼³°èȸ·Î¸¦ ¾òÀ» ¼ö ÀÖ½À´Ï´Ù.

°Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ
¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹®
98  interface JMJS 25.1.20 193
97  test plusargs value plusargs JMJS 24.9.5 258
96  color text JMJS 24.7.13 260
95  draw_hexa.v JMJS 10.6.17 2466
94  jmjsxram3.v JMJS 10.4.9 2205
93  Verilog document JMJS 11.1.24 2807
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2396
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3813
90  gtkwave PC version JMJS 09.3.30 2154
89  ncsim option example JMJS 08.12.1 4537
88  [¿µ»ó]keywords for web search JMJS 08.12.1 2168
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6464
86  ncverilog option example JMJS 10.6.8 8009
85  [Verilog]Latch example JMJS 08.12.1 2746
84  Pad verilog example JMJS 01.3.16 4675
83  [ModelSim] vector JMJS 01.3.16 2369
82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2651
81  [temp]PIPE JMJS 08.10.2 2014
80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2098
79  YCbCr2RGB.v JMJS 10.5.12 2324
78  [VHDL]rom64x8 JMJS 09.3.27 1901
77  [function]vector_compare JMJS 02.6.19 1838
76  [function]vector2integer JMJS 02.6.19 1941
75  [VHDL]ram8x4x8 JMJS 08.12.1 1808
74  [¿¹]shift JMJS 02.6.19 2179
73  test JMJS 09.7.20 1969
72  test JMJS 09.7.20 1732
71  test JMJS 09.7.20 1689
70  test JMJS 09.7.20 1782
69  test JMJS 09.7.20 1823
68  test JMJS 09.7.20 1770
67  test JMJS 09.7.20 1684
66  test JMJS 09.7.20 1661
65  test JMJS 09.7.20 1763
64  test JMJS 09.7.20 1971
63  test JMJS 09.7.20 1997
62  test JMJS 09.7.20 1902
61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3710
60  test JMJS 09.7.20 1665
59  test JMJS 09.7.20 1783
58  test JMJS 09.7.20 1745
57  test JMJS 09.7.20 1709
56  test JMJS 09.7.20 1755
55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2339
54  [verilog]create_generated_clock JMJS 15.4.28 2323
53  [Verilog]JDIFF JMJS 14.7.4 1589
52  [verilog]parameter definition JMJS 14.3.5 1867
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4817
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2588
49  Verdi JMJS 10.4.22 3324
48  draw hexa JMJS 10.4.9 1943
47  asfifo - Async FIFO JMJS 10.4.8 1790
46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3438
45  synplify batch JMJS 10.3.8 2543
44  ÀüÀڽðè Type A JMJS 08.11.28 2059
43  I2C Webpage JMJS 08.2.25 1905
42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog) JMJS 13.1.14 6057
41  [Verilog]vstring JMJS 17.9.27 2137
40  Riviera Simple Case JMJS 09.4.29 3265
39  [VHDL]DES Example JMJS 07.6.15 3031
38  [verilog]RAM example JMJS 09.6.5 2802
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2086
36  Jamie's VHDL Handbook JMJS 08.11.28 2745
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3374
34  RTL Job JMJS 09.4.29 2212
33  [VHDL]type example - package TYPES JMJS 06.2.2 1872
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9415
30  [verilog]array_module JMJS 05.12.8 2355
29  [verilog-2001]generate JMJS 05.12.8 3441
28  protected JMJS 05.11.18 2114
27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2926
26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1932
25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2543
23  Array Of Array JMJS 04.8.16 2058
22  dumpfile, dumpvars JMJS 04.7.19 3671
21  Vending Machine Jamie 02.12.16 10133
20  Mini Vending Machine1 Jamie 02.12.10 7020
19  Mini Vending Machine Jamie 02.12.6 9876
18  Key Jamie 02.11.29 5035
17  Stop Watch Jamie 02.11.25 5713
16  Mealy Machine Jamie 02.8.29 6793
15  Moore Machine Jamie 02.8.29 18047
14  Up Down Counter Jamie 02.8.29 4129
13  Up Counter Jamie 02.8.29 2824
12  Edge Detecter Jamie 02.8.29 3042
11  Concept4 Jamie 02.8.28 2144
10  Concept3 Jamie 02.8.28 2129
9  Concept2_1 Jamie 02.8.28 2017
8  Concept2 Jamie 02.8.28 2108
7  Concept1 Jamie 02.8.26 2296
6  Tri State Buffer Jamie 02.8.26 3607
5  8x3 Encoder Jamie 02.8.28 4228
4  3x8 Decoder Jamie 02.8.28 3894
3  4bit Comparator Jamie 02.8.26 3271
2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5587
1  Two Input Logic Jamie 02.8.26 2511
[1]