JMJS 차한잔

설계이야기

사과장수이야기

Study-HDL

Script Tip

Perl Tip

C Memo

Python Memo

[temp]always-forever 무한루프

# 80

JMJS 08.10.2 23:41

real rnum
initial rnum=1;
always@(count) begin
rnum = 100/(count[3:0] * count[3:0]);
end

reg r_div1, r_div2;
initial begin
r_div1=0; r_div2=0;
end

always @(rnum) forever r_div1=#((1/rnum)/2) ~ r_div1;
always @(rnum) forever r_div2 = #((1/rnum)/2) ~r_div2;

게시물: 96 건, 현재: 1 / 1 쪽
번호	제 목	작성자	등록일	방문
98	interface	JMJS	25.1.20	320
97	test plusargs value plusargs	JMJS	24.9.5	342
96	color text	JMJS	24.7.13	373
95	draw_hexa.v	JMJS	10.6.17	2536
94	jmjsxram3.v	JMJS	10.4.9	2408
93	Verilog document	JMJS	11.1.24	3007
92	[verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3;	JMJS	09.3.31	2598
91	[verilog]forever, repeat, strobe, realtime, ...	JMJS	09.7.6	4031
90	gtkwave PC version	JMJS	09.3.30	2394
89	ncsim option example	JMJS	08.12.1	4768
88	[영상]keywords for web search	JMJS	08.12.1	2369
87	[Verilog]fdisplay fopen fscanf	JMJS	11.1.24	6540
86	ncverilog option example	JMJS	10.6.8	8228
85	[Verilog]Latch example	JMJS	08.12.1	2973
84	Pad verilog example	JMJS	01.3.16	4900
83	[ModelSim] vector	JMJS	01.3.16	2589
82	RTL Code 분석순서	JMJS	09.4.29	2845
81	[temp]PIPE	JMJS	08.10.2	2241
80	[temp]always-forever 무한루프	JMJS	08.10.2	2316
79	YCbCr2RGB.v	JMJS	10.5.12	2511
78	[VHDL]rom64x8	JMJS	09.3.27	2064
77	[function]vector_compare	JMJS	02.6.19	1967
76	[function]vector2integer	JMJS	02.6.19	2164
75	[VHDL]ram8x4x8	JMJS	08.12.1	1910
74	[예]shift	JMJS	02.6.19	2357
73	test	JMJS	09.7.20	2194
72	test	JMJS	09.7.20	1785
71	test	JMJS	09.7.20	1911
70	test	JMJS	09.7.20	2009
69	test	JMJS	09.7.20	2054
68	test	JMJS	09.7.20	1984
67	test	JMJS	09.7.20	1918
66	test	JMJS	09.7.20	1874
65	test	JMJS	09.7.20	1987
64	test	JMJS	09.7.20	2185
63	test	JMJS	09.7.20	2218
62	test	JMJS	09.7.20	2120
61	VHDL의 연산자 우선순위	JMJS	09.7.20	3907
60	test	JMJS	09.7.20	1720
59	test	JMJS	09.7.20	2030
58	test	JMJS	09.7.20	1948
57	test	JMJS	09.7.20	1912
56	test	JMJS	09.7.20	1955
55	verilog 학과 샘플강의	JMJS	16.5.30	2426
54	[verilog]create_generated_clock	JMJS	15.4.28	2406
53	[Verilog]JDIFF	JMJS	14.7.4	1778
52	[verilog]parameter definition	JMJS	14.3.5	2062
51	[verilog]sformat fopen fscanf fwrite fclose	JMJS	12.1.31	5002
50	Verilog File I/0,Verilog file handling	JMJS	12.1.30	2679
49	Verdi	JMJS	10.4.22	3545
48	draw hexa	JMJS	10.4.9	2061
47	asfifo - Async FIFO	JMJS	10.4.8	1921
46	VHDL을 이용한 회로설계의 장점	JMJS	02.3.14	3592
45	synplify batch	JMJS	10.3.8	2781
44	전자시계 Type A	JMJS	08.11.28	2277
43	I2C Webpage	JMJS	08.2.25	2109
42	PC에서 간단히 Verilog 실행해보기 (Icarus Verilog)	JMJS	13.1.14	6235
41	[Verilog]vstring	JMJS	17.9.27	2318
40	Riviera Simple Case	JMJS	09.4.29	3412
39	[VHDL]DES Example	JMJS	07.6.15	3266
38	[verilog]RAM example	JMJS	09.6.5	3044
37	ROM example [VerilogHDL, RTL]	JMJS	04.5.27	2278
36	Jamie's VHDL Handbook	JMJS	08.11.28	2964
35	Dualport RAM example [VerilogHDL, RTL]	JMJS	04.5.27	3548
34	RTL Job	JMJS	09.4.29	2474
33	[VHDL]type example - package TYPES	JMJS	06.2.2	1966
32	[verilog]`define `ifdef `elsif `else `endif ...	JMJS	10.5.11	9619
30	[verilog]array_module	JMJS	05.12.8	2524
29	[verilog-2001]generate	JMJS	05.12.8	3667
28	protected	JMJS	05.11.18	2317
27	design에 latch가 있으면 안되나요?	JMJS	09.7.20	3076
26	bus의 데이타를 각 bit별로 출력하는 방법은?	JMJS	04.11.9	2066
25	component를 생성해서 다른 곳에서 호출하는 방법	JMJS	04.11.4	2689
23	Array Of Array	JMJS	04.8.16	2215
22	dumpfile, dumpvars	JMJS	04.7.19	3901
21	Vending Machine	Jamie	02.12.16	10336
20	Mini Vending Machine1	Jamie	02.12.10	7215
19	Mini Vending Machine	Jamie	02.12.6	10048
18	Key	Jamie	02.11.29	5236
17	Stop Watch	Jamie	02.11.25	5806
16	Mealy Machine	Jamie	02.8.29	6965
15	Moore Machine	Jamie	02.8.29	18311
14	Up Down Counter	Jamie	02.8.29	4334
13	Up Counter	Jamie	02.8.29	3023
12	Edge Detecter	Jamie	02.8.29	3234
11	Concept4	Jamie	02.8.28	2228
10	Concept3	Jamie	02.8.28	2304
9	Concept2_1	Jamie	02.8.28	2199
8	Concept2	Jamie	02.8.28	2286
7	Concept1	Jamie	02.8.26	2351
6	Tri State Buffer	Jamie	02.8.26	3872
5	8x3 Encoder	Jamie	02.8.28	4437
4	3x8 Decoder	Jamie	02.8.28	4072
3	4bit Comparator	Jamie	02.8.26	3451
2	가위 바위 보 게임	Jamie	02.8.26	5646
1	Two Input Logic	Jamie	02.8.26	2699

[1]