sub tb design sub design dk manage top design top tb design sim env make (short time, long time, regression test) run.f make presim env make postsim env make top rtl sim tv making sdc making synthesis top pre sim top post sim power sim