¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 233 97  test plusargs value plusargs JMJS 24.9.5 284 96  color text JMJS 24.7.13 288 95  draw_hexa.v JMJS 10.6.17 2494 94  jmjsxram3.v JMJS 10.4.9 2254 93  Verilog document JMJS 11.1.24 2859 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2451 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3871 90  gtkwave PC version JMJS 09.3.30 2213 89  ncsim option example JMJS 08.12.1 4595 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2223 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6483 86  ncverilog option example JMJS 10.6.8 8065 85  [Verilog]Latch example JMJS 08.12.1 2808 84  Pad verilog example JMJS 01.3.16 4722 83  [ModelSim] vector JMJS 01.3.16 2421 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2707 81  [temp]PIPE JMJS 08.10.2 2069 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2165 79  YCbCr2RGB.v JMJS 10.5.12 2356 78  [VHDL]rom64x8 JMJS 09.3.27 1946 77  [function]vector_compare JMJS 02.6.19 1858 76  [function]vector2integer JMJS 02.6.19 1984 75  [VHDL]ram8x4x8 JMJS 08.12.1 1836 74  [¿¹]shift JMJS 02.6.19 2239 73  test JMJS 09.7.20 2027 72  test JMJS 09.7.20 1751 71  test JMJS 09.7.20 1740 70  test JMJS 09.7.20 1835 69  test JMJS 09.7.20 1880 68  test JMJS 09.7.20 1823 67  test JMJS 09.7.20 1743 66  test JMJS 09.7.20 1723 65  test JMJS 09.7.20 1814 64  test JMJS 09.7.20 2023 63  test JMJS 09.7.20 2044 62  test JMJS 09.7.20 1964 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3765 60  test JMJS 09.7.20 1682 59  test JMJS 09.7.20 1837 58  test JMJS 09.7.20 1811 57  test JMJS 09.7.20 1761 56  test JMJS 09.7.20 1815 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2369 54  [verilog]create_generated_clock JMJS 15.4.28 2343 53  [Verilog]JDIFF JMJS 14.7.4 1610 52  [verilog]parameter definition JMJS 14.3.5 1914 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4868 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2608 49  Verdi JMJS 10.4.22 3377 48  draw hexa JMJS 10.4.9 1967 47  asfifo - Async FIFO JMJS 10.4.8 1828 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3487 45  synplify batch JMJS 10.3.8 2598 44  ÀüÀڽðè Type A JMJS 08.11.28 2115 43  I2C Webpage JMJS 08.2.25 1957 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6106 41  [Verilog]vstring JMJS 17.9.27 2182 40  Riviera Simple Case JMJS 09.4.29 3301 39  [VHDL]DES Example JMJS 07.6.15 3096 38  [verilog]RAM example JMJS 09.6.5 2858 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2140 36  Jamie's VHDL Handbook JMJS 08.11.28 2802 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3425 34  RTL Job JMJS 09.4.29 2270 33  [VHDL]type example - package TYPES JMJS 06.2.2 1893 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9469 30  [verilog]array_module JMJS 05.12.8 2402 29  [verilog-2001]generate JMJS 05.12.8 3500 28  protected JMJS 05.11.18 2163 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2964 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1951 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2588 23  Array Of Array JMJS 04.8.16 2105 22  dumpfile, dumpvars JMJS 04.7.19 3728 21  Vending Machine Jamie 02.12.16 10184 20  Mini Vending Machine1 Jamie 02.12.10 7069 19  Mini Vending Machine Jamie 02.12.6 9924 18  Key Jamie 02.11.29 5081 17  Stop Watch Jamie 02.11.25 5736 16  Mealy Machine Jamie 02.8.29 6835 15  Moore Machine Jamie 02.8.29 18130 14  Up Down Counter Jamie 02.8.29 4175 13  Up Counter Jamie 02.8.29 2863 12  Edge Detecter Jamie 02.8.29 3089 11  Concept4 Jamie 02.8.28 2161 10  Concept3 Jamie 02.8.28 2181 9  Concept2_1 Jamie 02.8.28 2063 8  Concept2 Jamie 02.8.28 2158 7  Concept1 Jamie 02.8.26 2315 6  Tri State Buffer Jamie 02.8.26 3666 5  8x3 Encoder Jamie 02.8.28 4283 4  3x8 Decoder Jamie 02.8.28 3937 3  4bit Comparator Jamie 02.8.26 3320 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5608 1  Two Input Logic Jamie 02.8.26 2565 [1]