¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 337 97  test plusargs value plusargs JMJS 24.9.5 351 96  color text JMJS 24.7.13 395 95  draw_hexa.v JMJS 10.6.17 2548 94  jmjsxram3.v JMJS 10.4.9 2473 93  Verilog document JMJS 11.1.24 3070 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2660 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4094 90  gtkwave PC version JMJS 09.3.30 2477 89  ncsim option example JMJS 08.12.1 4828 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2435 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6554 86  ncverilog option example JMJS 10.6.8 8290 85  [Verilog]Latch example JMJS 08.12.1 3028 84  Pad verilog example JMJS 01.3.16 4976 83  [ModelSim] vector JMJS 01.3.16 2660 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2897 81  [temp]PIPE JMJS 08.10.2 2299 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2379 79  YCbCr2RGB.v JMJS 10.5.12 2566 78  [VHDL]rom64x8 JMJS 09.3.27 2114 77  [function]vector_compare JMJS 02.6.19 1997 76  [function]vector2integer JMJS 02.6.19 2226 75  [VHDL]ram8x4x8 JMJS 08.12.1 1939 74  [¿¹]shift JMJS 02.6.19 2407 73  test JMJS 09.7.20 2270 72  test JMJS 09.7.20 1797 71  test JMJS 09.7.20 1980 70  test JMJS 09.7.20 2070 69  test JMJS 09.7.20 2119 68  test JMJS 09.7.20 2060 67  test JMJS 09.7.20 1991 66  test JMJS 09.7.20 1934 65  test JMJS 09.7.20 2061 64  test JMJS 09.7.20 2250 63  test JMJS 09.7.20 2292 62  test JMJS 09.7.20 2177 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3957 60  test JMJS 09.7.20 1726 59  test JMJS 09.7.20 2105 58  test JMJS 09.7.20 2014 57  test JMJS 09.7.20 1978 56  test JMJS 09.7.20 2014 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2435 54  [verilog]create_generated_clock JMJS 15.4.28 2428 53  [Verilog]JDIFF JMJS 14.7.4 1856 52  [verilog]parameter definition JMJS 14.3.5 2125 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5069 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2700 49  Verdi JMJS 10.4.22 3620 48  draw hexa JMJS 10.4.9 2091 47  asfifo - Async FIFO JMJS 10.4.8 1954 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3637 45  synplify batch JMJS 10.3.8 2842 44  ÀüÀڽðè Type A JMJS 08.11.28 2340 43  I2C Webpage JMJS 08.2.25 2168 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6251 41  [Verilog]vstring JMJS 17.9.27 2366 40  Riviera Simple Case JMJS 09.4.29 3451 39  [VHDL]DES Example JMJS 07.6.15 3334 38  [verilog]RAM example JMJS 09.6.5 3094 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2340 36  Jamie's VHDL Handbook JMJS 08.11.28 3040 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3616 34  RTL Job JMJS 09.4.29 2552 33  [VHDL]type example - package TYPES JMJS 06.2.2 1981 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9674 30  [verilog]array_module JMJS 05.12.8 2581 29  [verilog-2001]generate JMJS 05.12.8 3724 28  protected JMJS 05.11.18 2395 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3110 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2093 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2724 23  Array Of Array JMJS 04.8.16 2265 22  dumpfile, dumpvars JMJS 04.7.19 3969 21  Vending Machine Jamie 02.12.16 10403 20  Mini Vending Machine1 Jamie 02.12.10 7252 19  Mini Vending Machine Jamie 02.12.6 10090 18  Key Jamie 02.11.29 5303 17  Stop Watch Jamie 02.11.25 5825 16  Mealy Machine Jamie 02.8.29 7030 15  Moore Machine Jamie 02.8.29 18364 14  Up Down Counter Jamie 02.8.29 4394 13  Up Counter Jamie 02.8.29 3087 12  Edge Detecter Jamie 02.8.29 3303 11  Concept4 Jamie 02.8.28 2238 10  Concept3 Jamie 02.8.28 2359 9  Concept2_1 Jamie 02.8.28 2257 8  Concept2 Jamie 02.8.28 2347 7  Concept1 Jamie 02.8.26 2357 6  Tri State Buffer Jamie 02.8.26 3953 5  8x3 Encoder Jamie 02.8.28 4492 4  3x8 Decoder Jamie 02.8.28 4131 3  4bit Comparator Jamie 02.8.26 3504 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5652 1  Two Input Logic Jamie 02.8.26 2765 [1]