¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 336 97  test plusargs value plusargs JMJS 24.9.5 350 96  color text JMJS 24.7.13 392 95  draw_hexa.v JMJS 10.6.17 2544 94  jmjsxram3.v JMJS 10.4.9 2463 93  Verilog document JMJS 11.1.24 3062 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2652 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4084 90  gtkwave PC version JMJS 09.3.30 2464 89  ncsim option example JMJS 08.12.1 4819 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2426 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6551 86  ncverilog option example JMJS 10.6.8 8282 85  [Verilog]Latch example JMJS 08.12.1 3020 84  Pad verilog example JMJS 01.3.16 4963 83  [ModelSim] vector JMJS 01.3.16 2649 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2886 81  [temp]PIPE JMJS 08.10.2 2292 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2367 79  YCbCr2RGB.v JMJS 10.5.12 2557 78  [VHDL]rom64x8 JMJS 09.3.27 2107 77  [function]vector_compare JMJS 02.6.19 1995 76  [function]vector2integer JMJS 02.6.19 2218 75  [VHDL]ram8x4x8 JMJS 08.12.1 1933 74  [¿¹]shift JMJS 02.6.19 2398 73  test JMJS 09.7.20 2256 72  test JMJS 09.7.20 1794 71  test JMJS 09.7.20 1970 70  test JMJS 09.7.20 2060 69  test JMJS 09.7.20 2109 68  test JMJS 09.7.20 2049 67  test JMJS 09.7.20 1979 66  test JMJS 09.7.20 1923 65  test JMJS 09.7.20 2050 64  test JMJS 09.7.20 2238 63  test JMJS 09.7.20 2282 62  test JMJS 09.7.20 2167 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3954 60  test JMJS 09.7.20 1725 59  test JMJS 09.7.20 2099 58  test JMJS 09.7.20 2001 57  test JMJS 09.7.20 1972 56  test JMJS 09.7.20 2006 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2433 54  [verilog]create_generated_clock JMJS 15.4.28 2423 53  [Verilog]JDIFF JMJS 14.7.4 1846 52  [verilog]parameter definition JMJS 14.3.5 2118 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5059 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2697 49  Verdi JMJS 10.4.22 3607 48  draw hexa JMJS 10.4.9 2087 47  asfifo - Async FIFO JMJS 10.4.8 1949 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3631 45  synplify batch JMJS 10.3.8 2833 44  ÀüÀڽðè Type A JMJS 08.11.28 2332 43  I2C Webpage JMJS 08.2.25 2159 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6248 41  [Verilog]vstring JMJS 17.9.27 2361 40  Riviera Simple Case JMJS 09.4.29 3446 39  [VHDL]DES Example JMJS 07.6.15 3327 38  [verilog]RAM example JMJS 09.6.5 3083 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2334 36  Jamie's VHDL Handbook JMJS 08.11.28 3030 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3609 34  RTL Job JMJS 09.4.29 2542 33  [VHDL]type example - package TYPES JMJS 06.2.2 1978 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9665 30  [verilog]array_module JMJS 05.12.8 2573 29  [verilog-2001]generate JMJS 05.12.8 3716 28  protected JMJS 05.11.18 2385 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3103 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2089 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2720 23  Array Of Array JMJS 04.8.16 2257 22  dumpfile, dumpvars JMJS 04.7.19 3963 21  Vending Machine Jamie 02.12.16 10396 20  Mini Vending Machine1 Jamie 02.12.10 7244 19  Mini Vending Machine Jamie 02.12.6 10083 18  Key Jamie 02.11.29 5297 17  Stop Watch Jamie 02.11.25 5822 16  Mealy Machine Jamie 02.8.29 7020 15  Moore Machine Jamie 02.8.29 18354 14  Up Down Counter Jamie 02.8.29 4382 13  Up Counter Jamie 02.8.29 3076 12  Edge Detecter Jamie 02.8.29 3293 11  Concept4 Jamie 02.8.28 2236 10  Concept3 Jamie 02.8.28 2353 9  Concept2_1 Jamie 02.8.28 2248 8  Concept2 Jamie 02.8.28 2338 7  Concept1 Jamie 02.8.26 2356 6  Tri State Buffer Jamie 02.8.26 3941 5  8x3 Encoder Jamie 02.8.28 4484 4  3x8 Decoder Jamie 02.8.28 4123 3  4bit Comparator Jamie 02.8.26 3495 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5649 1  Two Input Logic Jamie 02.8.26 2756 [1]