LogIn E-mail
설계이야기
Concept3
# 10 Jamie    02.8.28 16:39

1.Spec

이번에 설명할 concept은 data가 출력될 때의 clk의 순위입니다.
Block Diagram에서 보듯이 con signal에 선택된 입력 data가 clk의 상승 trigger에서
출력됩니다.
이것은 나중에 공부할 flip flop과 관련된 아주 중요한 개념이지요.
source와 block diagram을 비교하면서 공부하세요.

2.Input/Output



3.Timing



4.Block Diagram



5.RTL Code : concept3.vhd
  Test Vector : concept_tb.vhd

게시물: 93 건, 현재: 1 / 1 쪽
[1]
번호 제       목 작성자 등록일 방문
95  draw_hexa.v JMJS 10.6.17 2217
94  jmjsxram3.v JMJS 10.4.9 1934
93  Verilog document JMJS 11.1.24 2514
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2090
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3592
90  gtkwave PC version JMJS 09.3.30 1866
89  ncsim option example JMJS 08.12.1 4263
88  [영상]keywords for web search JMJS 08.12.1 1892
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6272
86  ncverilog option example JMJS 10.6.8 7677
85  [Verilog]Latch example JMJS 08.12.1 2484
84  Pad verilog example JMJS 01.3.16 4458
83  [ModelSim] vector JMJS 01.3.16 2100
82  RTL Code 분석순서 JMJS 09.4.29 2397
81  [temp]PIPE JMJS 08.10.2 1770
80  [temp]always-forever 무한루프 JMJS 08.10.2 1826
79  YCbCr2RGB.v JMJS 10.5.12 2052
78  [VHDL]rom64x8 JMJS 09.3.27 1655
77  [function]vector_compare JMJS 02.6.19 1611
76  [function]vector2integer JMJS 02.6.19 1696
75  [VHDL]ram8x4x8 JMJS 08.12.1 1563
74  [예]shift JMJS 02.6.19 1931
73  test JMJS 09.7.20 1682
72  test JMJS 09.7.20 1505
71  test JMJS 09.7.20 1441
70  test JMJS 09.7.20 1532
69  test JMJS 09.7.20 1579
68  test JMJS 09.7.20 1493
67  test JMJS 09.7.20 1407
66  test JMJS 09.7.20 1382
65  test JMJS 09.7.20 1477
64  test JMJS 09.7.20 1761
63  test JMJS 09.7.20 1748
62  test JMJS 09.7.20 1668
61  VHDL의 연산자 우선순위 JMJS 09.7.20 3604
60  test JMJS 09.7.20 1407
59  test JMJS 09.7.20 1490
58  test JMJS 09.7.20 1526
57  test JMJS 09.7.20 1452
56  test JMJS 09.7.20 1492
55  verilog 학과 샘플강의 JMJS 16.5.30 2209
54  [verilog]create_generated_clock JMJS 15.4.28 2101
53  [Verilog]JDIFF JMJS 14.7.4 1371
52  [verilog]parameter definition JMJS 14.3.5 1626
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4604
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2354
49  Verdi JMJS 10.4.22 3063
48  draw hexa JMJS 10.4.9 1712
47  asfifo - Async FIFO JMJS 10.4.8 1529
46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 3217
45  synplify batch JMJS 10.3.8 2295
44  전자시계 Type A JMJS 08.11.28 1786
43  I2C Webpage JMJS 08.2.25 1657
42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 6113
41  [Verilog]vstring JMJS 17.9.27 1904
40  Riviera Simple Case JMJS 09.4.29 3083
39  [VHDL]DES Example JMJS 07.6.15 2780
38  [verilog]RAM example JMJS 09.6.5 2578
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1797
36  Jamie's VHDL Handbook JMJS 08.11.28 2448
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3086
34  RTL Job JMJS 09.4.29 1946
33  [VHDL]type example - package TYPES JMJS 06.2.2 1637
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9638
30  [verilog]array_module JMJS 05.12.8 2016
29  [verilog-2001]generate JMJS 05.12.8 3254
28  protected JMJS 05.11.18 1846
27  design에 latch가 있으면 안되나요? JMJS 09.7.20 2680
26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 1727
25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 2271
23  Array Of Array JMJS 04.8.16 1840
22  dumpfile, dumpvars JMJS 04.7.19 3469
21  Vending Machine Jamie 02.12.16 10079
20  Mini Vending Machine1 Jamie 02.12.10 6793
19  Mini Vending Machine Jamie 02.12.6 9726
18  Key Jamie 02.11.29 4846
17  Stop Watch Jamie 02.11.25 5565
16  Mealy Machine Jamie 02.8.29 6627
15  Moore Machine Jamie 02.8.29 17335
14  Up Down Counter Jamie 02.8.29 3854
13  Up Counter Jamie 02.8.29 2571
12  Edge Detecter Jamie 02.8.29 2827
11  Concept4 Jamie 02.8.28 1929
10  Concept3 Jamie 02.8.28 1877
9  Concept2_1 Jamie 02.8.28 1770
8  Concept2 Jamie 02.8.28 1829
7  Concept1 Jamie 02.8.26 2070
6  Tri State Buffer Jamie 02.8.26 3361
5  8x3 Encoder Jamie 02.8.28 4015
4  3x8 Decoder Jamie 02.8.28 3700
3  4bit Comparator Jamie 02.8.26 3070
2  가위 바위 보 게임 Jamie 02.8.26 5477
1  Two Input Logic Jamie 02.8.26 2290
[1]