LogIn E-mail
설계이야기
Up Down Counter
# 14 Jamie    02.8.29 13:28

1.Spec

이번에는 UpDown count를 설계해 보겠습니다.
앞서 설계한 Up count에 Up과 Down을 control할 수 있는 updn이란 signal을 추가했습니다.
이 signal의 값에 따라 count값을 증가 혹은 감소할 수 있습니다.

2.Input/Output



3.Timing



4.Block Diagram



5.RTL Code : updown_count.vhd
  Test Vector : updown_count_tb.vhd

게시물: 93 건, 현재: 1 / 1 쪽
[1]
번호 제       목 작성자 등록일 방문
95  draw_hexa.v JMJS 10.6.17 2271
94  jmjsxram3.v JMJS 10.4.9 1981
93  Verilog document JMJS 11.1.24 2566
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2146
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3642
90  gtkwave PC version JMJS 09.3.30 1911
89  ncsim option example JMJS 08.12.1 4312
88  [영상]keywords for web search JMJS 08.12.1 1938
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6320
86  ncverilog option example JMJS 10.6.8 7721
85  [Verilog]Latch example JMJS 08.12.1 2527
84  Pad verilog example JMJS 01.3.16 4502
83  [ModelSim] vector JMJS 01.3.16 2150
82  RTL Code 분석순서 JMJS 09.4.29 2441
81  [temp]PIPE JMJS 08.10.2 1808
80  [temp]always-forever 무한루프 JMJS 08.10.2 1869
79  YCbCr2RGB.v JMJS 10.5.12 2092
78  [VHDL]rom64x8 JMJS 09.3.27 1691
77  [function]vector_compare JMJS 02.6.19 1650
76  [function]vector2integer JMJS 02.6.19 1745
75  [VHDL]ram8x4x8 JMJS 08.12.1 1605
74  [예]shift JMJS 02.6.19 1972
73  test JMJS 09.7.20 1727
72  test JMJS 09.7.20 1546
71  test JMJS 09.7.20 1481
70  test JMJS 09.7.20 1575
69  test JMJS 09.7.20 1621
68  test JMJS 09.7.20 1533
67  test JMJS 09.7.20 1442
66  test JMJS 09.7.20 1421
65  test JMJS 09.7.20 1514
64  test JMJS 09.7.20 1796
63  test JMJS 09.7.20 1783
62  test JMJS 09.7.20 1704
61  VHDL의 연산자 우선순위 JMJS 09.7.20 3644
60  test JMJS 09.7.20 1444
59  test JMJS 09.7.20 1525
58  test JMJS 09.7.20 1562
57  test JMJS 09.7.20 1489
56  test JMJS 09.7.20 1528
55  verilog 학과 샘플강의 JMJS 16.5.30 2251
54  [verilog]create_generated_clock JMJS 15.4.28 2150
53  [Verilog]JDIFF JMJS 14.7.4 1413
52  [verilog]parameter definition JMJS 14.3.5 1665
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4648
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2409
49  Verdi JMJS 10.4.22 3108
48  draw hexa JMJS 10.4.9 1752
47  asfifo - Async FIFO JMJS 10.4.8 1567
46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 3255
45  synplify batch JMJS 10.3.8 2329
44  전자시계 Type A JMJS 08.11.28 1821
43  I2C Webpage JMJS 08.2.25 1696
42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 6178
41  [Verilog]vstring JMJS 17.9.27 1946
40  Riviera Simple Case JMJS 09.4.29 3123
39  [VHDL]DES Example JMJS 07.6.15 2817
38  [verilog]RAM example JMJS 09.6.5 2617
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1833
36  Jamie's VHDL Handbook JMJS 08.11.28 2485
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3125
34  RTL Job JMJS 09.4.29 1982
33  [VHDL]type example - package TYPES JMJS 06.2.2 1669
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9685
30  [verilog]array_module JMJS 05.12.8 2051
29  [verilog-2001]generate JMJS 05.12.8 3305
28  protected JMJS 05.11.18 1889
27  design에 latch가 있으면 안되나요? JMJS 09.7.20 2719
26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 1760
25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 2306
23  Array Of Array JMJS 04.8.16 1890
22  dumpfile, dumpvars JMJS 04.7.19 3508
21  Vending Machine Jamie 02.12.16 10115
20  Mini Vending Machine1 Jamie 02.12.10 6826
19  Mini Vending Machine Jamie 02.12.6 9760
18  Key Jamie 02.11.29 4902
17  Stop Watch Jamie 02.11.25 5645
16  Mealy Machine Jamie 02.8.29 6658
15  Moore Machine Jamie 02.8.29 17373
14  Up Down Counter Jamie 02.8.29 3886
13  Up Counter Jamie 02.8.29 2603
12  Edge Detecter Jamie 02.8.29 2859
11  Concept4 Jamie 02.8.28 1968
10  Concept3 Jamie 02.8.28 1912
9  Concept2_1 Jamie 02.8.28 1803
8  Concept2 Jamie 02.8.28 1865
7  Concept1 Jamie 02.8.26 2106
6  Tri State Buffer Jamie 02.8.26 3394
5  8x3 Encoder Jamie 02.8.28 4047
4  3x8 Decoder Jamie 02.8.28 3735
3  4bit Comparator Jamie 02.8.26 3102
2  가위 바위 보 게임 Jamie 02.8.26 5517
1  Two Input Logic Jamie 02.8.26 2323
[1]