¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 316 97  test plusargs value plusargs JMJS 24.9.5 341 96  color text JMJS 24.7.13 373 95  draw_hexa.v JMJS 10.6.17 2535 94  jmjsxram3.v JMJS 10.4.9 2405 93  Verilog document JMJS 11.1.24 3004 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2595 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4027 90  gtkwave PC version JMJS 09.3.30 2389 89  ncsim option example JMJS 08.12.1 4765 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2367 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6540 86  ncverilog option example JMJS 10.6.8 8223 85  [Verilog]Latch example JMJS 08.12.1 2969 84  Pad verilog example JMJS 01.3.16 4896 83  [ModelSim] vector JMJS 01.3.16 2584 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2844 81  [temp]PIPE JMJS 08.10.2 2237 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2311 79  YCbCr2RGB.v JMJS 10.5.12 2507 78  [VHDL]rom64x8 JMJS 09.3.27 2062 77  [function]vector_compare JMJS 02.6.19 1966 76  [function]vector2integer JMJS 02.6.19 2160 75  [VHDL]ram8x4x8 JMJS 08.12.1 1910 74  [¿¹]shift JMJS 02.6.19 2354 73  test JMJS 09.7.20 2188 72  test JMJS 09.7.20 1785 71  test JMJS 09.7.20 1909 70  test JMJS 09.7.20 2004 69  test JMJS 09.7.20 2049 68  test JMJS 09.7.20 1978 67  test JMJS 09.7.20 1914 66  test JMJS 09.7.20 1868 65  test JMJS 09.7.20 1981 64  test JMJS 09.7.20 2182 63  test JMJS 09.7.20 2213 62  test JMJS 09.7.20 2113 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3901 60  test JMJS 09.7.20 1720 59  test JMJS 09.7.20 2025 58  test JMJS 09.7.20 1942 57  test JMJS 09.7.20 1908 56  test JMJS 09.7.20 1950 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2426 54  [verilog]create_generated_clock JMJS 15.4.28 2405 53  [Verilog]JDIFF JMJS 14.7.4 1773 52  [verilog]parameter definition JMJS 14.3.5 2054 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4996 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2678 49  Verdi JMJS 10.4.22 3540 48  draw hexa JMJS 10.4.9 2059 47  asfifo - Async FIFO JMJS 10.4.8 1919 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3588 45  synplify batch JMJS 10.3.8 2772 44  ÀüÀڽðè Type A JMJS 08.11.28 2271 43  I2C Webpage JMJS 08.2.25 2103 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6233 41  [Verilog]vstring JMJS 17.9.27 2315 40  Riviera Simple Case JMJS 09.4.29 3412 39  [VHDL]DES Example JMJS 07.6.15 3262 38  [verilog]RAM example JMJS 09.6.5 3039 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2274 36  Jamie's VHDL Handbook JMJS 08.11.28 2959 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3544 34  RTL Job JMJS 09.4.29 2468 33  [VHDL]type example - package TYPES JMJS 06.2.2 1963 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9613 30  [verilog]array_module JMJS 05.12.8 2519 29  [verilog-2001]generate JMJS 05.12.8 3663 28  protected JMJS 05.11.18 2310 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3074 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2063 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2685 23  Array Of Array JMJS 04.8.16 2210 22  dumpfile, dumpvars JMJS 04.7.19 3897 21  Vending Machine Jamie 02.12.16 10331 20  Mini Vending Machine1 Jamie 02.12.10 7210 19  Mini Vending Machine Jamie 02.12.6 10047 18  Key Jamie 02.11.29 5229 17  Stop Watch Jamie 02.11.25 5806 16  Mealy Machine Jamie 02.8.29 6964 15  Moore Machine Jamie 02.8.29 18305 14  Up Down Counter Jamie 02.8.29 4327 13  Up Counter Jamie 02.8.29 3023 12  Edge Detecter Jamie 02.8.29 3232 11  Concept4 Jamie 02.8.28 2227 10  Concept3 Jamie 02.8.28 2301 9  Concept2_1 Jamie 02.8.28 2195 8  Concept2 Jamie 02.8.28 2283 7  Concept1 Jamie 02.8.26 2351 6  Tri State Buffer Jamie 02.8.26 3865 5  8x3 Encoder Jamie 02.8.28 4434 4  3x8 Decoder Jamie 02.8.28 4069 3  4bit Comparator Jamie 02.8.26 3449 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5645 1  Two Input Logic Jamie 02.8.26 2698 [1]