¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 126 97  test plusargs value plusargs JMJS 24.9.5 187 96  color text JMJS 24.7.13 190 95  draw_hexa.v JMJS 10.6.17 2390 94  jmjsxram3.v JMJS 10.4.9 2119 93  Verilog document JMJS 11.1.24 2710 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2257 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3740 90  gtkwave PC version JMJS 09.3.30 2057 89  ncsim option example JMJS 08.12.1 4449 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2060 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6389 86  ncverilog option example JMJS 10.6.8 7869 85  [Verilog]Latch example JMJS 08.12.1 2672 84  Pad verilog example JMJS 01.3.16 4591 83  [ModelSim] vector JMJS 01.3.16 2270 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2564 81  [temp]PIPE JMJS 08.10.2 1921 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2008 79  YCbCr2RGB.v JMJS 10.5.12 2216 78  [VHDL]rom64x8 JMJS 09.3.27 1818 77  [function]vector_compare JMJS 02.6.19 1776 76  [function]vector2integer JMJS 02.6.19 1843 75  [VHDL]ram8x4x8 JMJS 08.12.1 1735 74  [¿¹]shift JMJS 02.6.19 2095 73  test JMJS 09.7.20 1886 72  test JMJS 09.7.20 1672 71  test JMJS 09.7.20 1601 70  test JMJS 09.7.20 1698 69  test JMJS 09.7.20 1740 68  test JMJS 09.7.20 1672 67  test JMJS 09.7.20 1596 66  test JMJS 09.7.20 1545 65  test JMJS 09.7.20 1667 64  test JMJS 09.7.20 1894 63  test JMJS 09.7.20 1900 62  test JMJS 09.7.20 1819 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3618 60  test JMJS 09.7.20 1607 59  test JMJS 09.7.20 1690 58  test JMJS 09.7.20 1670 57  test JMJS 09.7.20 1610 56  test JMJS 09.7.20 1659 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2274 54  [verilog]create_generated_clock JMJS 15.4.28 2265 53  [Verilog]JDIFF JMJS 14.7.4 1524 52  [verilog]parameter definition JMJS 14.3.5 1795 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4753 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2524 49  Verdi JMJS 10.4.22 3196 48  draw hexa JMJS 10.4.9 1868 47  asfifo - Async FIFO JMJS 10.4.8 1694 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3350 45  synplify batch JMJS 10.3.8 2451 44  ÀüÀڽðè Type A JMJS 08.11.28 1966 43  I2C Webpage JMJS 08.2.25 1815 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 5974 41  [Verilog]vstring JMJS 17.9.27 2054 40  Riviera Simple Case JMJS 09.4.29 3190 39  [VHDL]DES Example JMJS 07.6.15 2946 38  [verilog]RAM example JMJS 09.6.5 2713 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1987 36  Jamie's VHDL Handbook JMJS 08.11.28 2645 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3294 34  RTL Job JMJS 09.4.29 2125 33  [VHDL]type example - package TYPES JMJS 06.2.2 1803 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9330 30  [verilog]array_module JMJS 05.12.8 2263 29  [verilog-2001]generate JMJS 05.12.8 3364 28  protected JMJS 05.11.18 2028 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2835 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1870 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2454 23  Array Of Array JMJS 04.8.16 1962 22  dumpfile, dumpvars JMJS 04.7.19 3579 21  Vending Machine Jamie 02.12.16 10054 20  Mini Vending Machine1 Jamie 02.12.10 6921 19  Mini Vending Machine Jamie 02.12.6 9734 18  Key Jamie 02.11.29 4954 17  Stop Watch Jamie 02.11.25 5655 16  Mealy Machine Jamie 02.8.29 6703 15  Moore Machine Jamie 02.8.29 17909 14  Up Down Counter Jamie 02.8.29 4036 13  Up Counter Jamie 02.8.29 2741 12  Edge Detecter Jamie 02.8.29 2943 11  Concept4 Jamie 02.8.28 2086 10  Concept3 Jamie 02.8.28 2034 9  Concept2_1 Jamie 02.8.28 1922 8  Concept2 Jamie 02.8.28 1991 7  Concept1 Jamie 02.8.26 2211 6  Tri State Buffer Jamie 02.8.26 3515 5  8x3 Encoder Jamie 02.8.28 4118 4  3x8 Decoder Jamie 02.8.28 3802 3  4bit Comparator Jamie 02.8.26 3184 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5527 1  Two Input Logic Jamie 02.8.26 2435 [1]