¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 357 97  test plusargs value plusargs JMJS 24.9.5 365 96  color text JMJS 24.7.13 419 95  draw_hexa.v JMJS 10.6.17 2567 94  jmjsxram3.v JMJS 10.4.9 2557 93  Verilog document JMJS 11.1.24 3122 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2731 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4156 90  gtkwave PC version JMJS 09.3.30 2539 89  ncsim option example JMJS 08.12.1 4890 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2491 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6577 86  ncverilog option example JMJS 10.6.8 8364 85  [Verilog]Latch example JMJS 08.12.1 3093 84  Pad verilog example JMJS 01.3.16 5043 83  [ModelSim] vector JMJS 01.3.16 2713 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2962 81  [temp]PIPE JMJS 08.10.2 2374 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2463 79  YCbCr2RGB.v JMJS 10.5.12 2600 78  [VHDL]rom64x8 JMJS 09.3.27 2175 77  [function]vector_compare JMJS 02.6.19 2021 76  [function]vector2integer JMJS 02.6.19 2300 75  [VHDL]ram8x4x8 JMJS 08.12.1 1986 74  [¿¹]shift JMJS 02.6.19 2456 73  test JMJS 09.7.20 2335 72  test JMJS 09.7.20 1811 71  test JMJS 09.7.20 2065 70  test JMJS 09.7.20 2147 69  test JMJS 09.7.20 2183 68  test JMJS 09.7.20 2127 67  test JMJS 09.7.20 2068 66  test JMJS 09.7.20 2033 65  test JMJS 09.7.20 2143 64  test JMJS 09.7.20 2300 63  test JMJS 09.7.20 2362 62  test JMJS 09.7.20 2256 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 4045 60  test JMJS 09.7.20 1743 59  test JMJS 09.7.20 2189 58  test JMJS 09.7.20 2103 57  test JMJS 09.7.20 2047 56  test JMJS 09.7.20 2110 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2456 54  [verilog]create_generated_clock JMJS 15.4.28 2448 53  [Verilog]JDIFF JMJS 14.7.4 1924 52  [verilog]parameter definition JMJS 14.3.5 2200 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5155 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2720 49  Verdi JMJS 10.4.22 3657 48  draw hexa JMJS 10.4.9 2108 47  asfifo - Async FIFO JMJS 10.4.8 1980 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3683 45  synplify batch JMJS 10.3.8 2889 44  ÀüÀڽðè Type A JMJS 08.11.28 2426 43  I2C Webpage JMJS 08.2.25 2251 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6266 41  [Verilog]vstring JMJS 17.9.27 2407 40  Riviera Simple Case JMJS 09.4.29 3508 39  [VHDL]DES Example JMJS 07.6.15 3418 38  [verilog]RAM example JMJS 09.6.5 3195 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2426 36  Jamie's VHDL Handbook JMJS 08.11.28 3083 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3691 34  RTL Job JMJS 09.4.29 2617 33  [VHDL]type example - package TYPES JMJS 06.2.2 2008 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9727 30  [verilog]array_module JMJS 05.12.8 2642 29  [verilog-2001]generate JMJS 05.12.8 3790 28  protected JMJS 05.11.18 2484 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3160 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2114 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2786 23  Array Of Array JMJS 04.8.16 2322 22  dumpfile, dumpvars JMJS 04.7.19 4033 21  Vending Machine Jamie 02.12.16 10461 20  Mini Vending Machine1 Jamie 02.12.10 7350 19  Mini Vending Machine Jamie 02.12.6 10135 18  Key Jamie 02.11.29 5365 17  Stop Watch Jamie 02.11.25 5849 16  Mealy Machine Jamie 02.8.29 7077 15  Moore Machine Jamie 02.8.29 18425 14  Up Down Counter Jamie 02.8.29 4489 13  Up Counter Jamie 02.8.29 3171 12  Edge Detecter Jamie 02.8.29 3367 11  Concept4 Jamie 02.8.28 2258 10  Concept3 Jamie 02.8.28 2426 9  Concept2_1 Jamie 02.8.28 2296 8  Concept2 Jamie 02.8.28 2373 7  Concept1 Jamie 02.8.26 2373 6  Tri State Buffer Jamie 02.8.26 4016 5  8x3 Encoder Jamie 02.8.28 4583 4  3x8 Decoder Jamie 02.8.28 4212 3  4bit Comparator Jamie 02.8.26 3589 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5671 1  Two Input Logic Jamie 02.8.26 2836 [1]