¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 336 97  test plusargs value plusargs JMJS 24.9.5 350 96  color text JMJS 24.7.13 389 95  draw_hexa.v JMJS 10.6.17 2544 94  jmjsxram3.v JMJS 10.4.9 2456 93  Verilog document JMJS 11.1.24 3057 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2644 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4081 90  gtkwave PC version JMJS 09.3.30 2453 89  ncsim option example JMJS 08.12.1 4813 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2414 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6549 86  ncverilog option example JMJS 10.6.8 8275 85  [Verilog]Latch example JMJS 08.12.1 3010 84  Pad verilog example JMJS 01.3.16 4956 83  [ModelSim] vector JMJS 01.3.16 2642 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2876 81  [temp]PIPE JMJS 08.10.2 2284 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2357 79  YCbCr2RGB.v JMJS 10.5.12 2549 78  [VHDL]rom64x8 JMJS 09.3.27 2105 77  [function]vector_compare JMJS 02.6.19 1992 76  [function]vector2integer JMJS 02.6.19 2209 75  [VHDL]ram8x4x8 JMJS 08.12.1 1930 74  [¿¹]shift JMJS 02.6.19 2393 73  test JMJS 09.7.20 2250 72  test JMJS 09.7.20 1792 71  test JMJS 09.7.20 1961 70  test JMJS 09.7.20 2050 69  test JMJS 09.7.20 2100 68  test JMJS 09.7.20 2040 67  test JMJS 09.7.20 1972 66  test JMJS 09.7.20 1914 65  test JMJS 09.7.20 2042 64  test JMJS 09.7.20 2229 63  test JMJS 09.7.20 2274 62  test JMJS 09.7.20 2158 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3946 60  test JMJS 09.7.20 1725 59  test JMJS 09.7.20 2089 58  test JMJS 09.7.20 1990 57  test JMJS 09.7.20 1961 56  test JMJS 09.7.20 1996 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2433 54  [verilog]create_generated_clock JMJS 15.4.28 2419 53  [Verilog]JDIFF JMJS 14.7.4 1833 52  [verilog]parameter definition JMJS 14.3.5 2109 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5049 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2694 49  Verdi JMJS 10.4.22 3596 48  draw hexa JMJS 10.4.9 2085 47  asfifo - Async FIFO JMJS 10.4.8 1943 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3625 45  synplify batch JMJS 10.3.8 2828 44  ÀüÀڽðè Type A JMJS 08.11.28 2320 43  I2C Webpage JMJS 08.2.25 2149 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6244 41  [Verilog]vstring JMJS 17.9.27 2360 40  Riviera Simple Case JMJS 09.4.29 3441 39  [VHDL]DES Example JMJS 07.6.15 3315 38  [verilog]RAM example JMJS 09.6.5 3078 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2325 36  Jamie's VHDL Handbook JMJS 08.11.28 3019 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3599 34  RTL Job JMJS 09.4.29 2532 33  [VHDL]type example - package TYPES JMJS 06.2.2 1975 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9660 30  [verilog]array_module JMJS 05.12.8 2565 29  [verilog-2001]generate JMJS 05.12.8 3706 28  protected JMJS 05.11.18 2370 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3098 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2085 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2716 23  Array Of Array JMJS 04.8.16 2250 22  dumpfile, dumpvars JMJS 04.7.19 3951 21  Vending Machine Jamie 02.12.16 10387 20  Mini Vending Machine1 Jamie 02.12.10 7240 19  Mini Vending Machine Jamie 02.12.6 10079 18  Key Jamie 02.11.29 5291 17  Stop Watch Jamie 02.11.25 5820 16  Mealy Machine Jamie 02.8.29 7008 15  Moore Machine Jamie 02.8.29 18347 14  Up Down Counter Jamie 02.8.29 4371 13  Up Counter Jamie 02.8.29 3065 12  Edge Detecter Jamie 02.8.29 3288 11  Concept4 Jamie 02.8.28 2236 10  Concept3 Jamie 02.8.28 2349 9  Concept2_1 Jamie 02.8.28 2240 8  Concept2 Jamie 02.8.28 2329 7  Concept1 Jamie 02.8.26 2356 6  Tri State Buffer Jamie 02.8.26 3930 5  8x3 Encoder Jamie 02.8.28 4477 4  3x8 Decoder Jamie 02.8.28 4115 3  4bit Comparator Jamie 02.8.26 3487 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5649 1  Two Input Logic Jamie 02.8.26 2746 [1]