¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 314 97  test plusargs value plusargs JMJS 24.9.5 341 96  color text JMJS 24.7.13 373 95  draw_hexa.v JMJS 10.6.17 2535 94  jmjsxram3.v JMJS 10.4.9 2403 93  Verilog document JMJS 11.1.24 3002 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2592 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4024 90  gtkwave PC version JMJS 09.3.30 2387 89  ncsim option example JMJS 08.12.1 4761 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2366 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6540 86  ncverilog option example JMJS 10.6.8 8220 85  [Verilog]Latch example JMJS 08.12.1 2966 84  Pad verilog example JMJS 01.3.16 4895 83  [ModelSim] vector JMJS 01.3.16 2581 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2841 81  [temp]PIPE JMJS 08.10.2 2234 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2308 79  YCbCr2RGB.v JMJS 10.5.12 2506 78  [VHDL]rom64x8 JMJS 09.3.27 2061 77  [function]vector_compare JMJS 02.6.19 1965 76  [function]vector2integer JMJS 02.6.19 2158 75  [VHDL]ram8x4x8 JMJS 08.12.1 1910 74  [¿¹]shift JMJS 02.6.19 2351 73  test JMJS 09.7.20 2187 72  test JMJS 09.7.20 1784 71  test JMJS 09.7.20 1907 70  test JMJS 09.7.20 2002 69  test JMJS 09.7.20 2045 68  test JMJS 09.7.20 1975 67  test JMJS 09.7.20 1912 66  test JMJS 09.7.20 1866 65  test JMJS 09.7.20 1978 64  test JMJS 09.7.20 2181 63  test JMJS 09.7.20 2210 62  test JMJS 09.7.20 2110 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3898 60  test JMJS 09.7.20 1719 59  test JMJS 09.7.20 2021 58  test JMJS 09.7.20 1938 57  test JMJS 09.7.20 1906 56  test JMJS 09.7.20 1949 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2425 54  [verilog]create_generated_clock JMJS 15.4.28 2404 53  [Verilog]JDIFF JMJS 14.7.4 1771 52  [verilog]parameter definition JMJS 14.3.5 2052 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4994 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2676 49  Verdi JMJS 10.4.22 3538 48  draw hexa JMJS 10.4.9 2058 47  asfifo - Async FIFO JMJS 10.4.8 1919 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3587 45  synplify batch JMJS 10.3.8 2769 44  ÀüÀڽðè Type A JMJS 08.11.28 2270 43  I2C Webpage JMJS 08.2.25 2101 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6232 41  [Verilog]vstring JMJS 17.9.27 2314 40  Riviera Simple Case JMJS 09.4.29 3409 39  [VHDL]DES Example JMJS 07.6.15 3259 38  [verilog]RAM example JMJS 09.6.5 3039 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2273 36  Jamie's VHDL Handbook JMJS 08.11.28 2956 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3542 34  RTL Job JMJS 09.4.29 2465 33  [VHDL]type example - package TYPES JMJS 06.2.2 1963 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9611 30  [verilog]array_module JMJS 05.12.8 2515 29  [verilog-2001]generate JMJS 05.12.8 3660 28  protected JMJS 05.11.18 2308 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3073 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2061 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2682 23  Array Of Array JMJS 04.8.16 2208 22  dumpfile, dumpvars JMJS 04.7.19 3894 21  Vending Machine Jamie 02.12.16 10327 20  Mini Vending Machine1 Jamie 02.12.10 7207 19  Mini Vending Machine Jamie 02.12.6 10043 18  Key Jamie 02.11.29 5225 17  Stop Watch Jamie 02.11.25 5805 16  Mealy Machine Jamie 02.8.29 6963 15  Moore Machine Jamie 02.8.29 18302 14  Up Down Counter Jamie 02.8.29 4324 13  Up Counter Jamie 02.8.29 3022 12  Edge Detecter Jamie 02.8.29 3231 11  Concept4 Jamie 02.8.28 2227 10  Concept3 Jamie 02.8.28 2301 9  Concept2_1 Jamie 02.8.28 2192 8  Concept2 Jamie 02.8.28 2281 7  Concept1 Jamie 02.8.26 2351 6  Tri State Buffer Jamie 02.8.26 3860 5  8x3 Encoder Jamie 02.8.28 4434 4  3x8 Decoder Jamie 02.8.28 4067 3  4bit Comparator Jamie 02.8.26 3448 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5644 1  Two Input Logic Jamie 02.8.26 2697 [1]