¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 259 97  test plusargs value plusargs JMJS 24.9.5 307 96  color text JMJS 24.7.13 316 95  draw_hexa.v JMJS 10.6.17 2511 94  jmjsxram3.v JMJS 10.4.9 2287 93  Verilog document JMJS 11.1.24 2901 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2485 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3897 90  gtkwave PC version JMJS 09.3.30 2261 89  ncsim option example JMJS 08.12.1 4627 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2262 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6498 86  ncverilog option example JMJS 10.6.8 8093 85  [Verilog]Latch example JMJS 08.12.1 2843 84  Pad verilog example JMJS 01.3.16 4757 83  [ModelSim] vector JMJS 01.3.16 2453 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2728 81  [temp]PIPE JMJS 08.10.2 2104 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2199 79  YCbCr2RGB.v JMJS 10.5.12 2389 78  [VHDL]rom64x8 JMJS 09.3.27 1970 77  [function]vector_compare JMJS 02.6.19 1878 76  [function]vector2integer JMJS 02.6.19 2019 75  [VHDL]ram8x4x8 JMJS 08.12.1 1853 74  [¿¹]shift JMJS 02.6.19 2264 73  test JMJS 09.7.20 2066 72  test JMJS 09.7.20 1762 71  test JMJS 09.7.20 1773 70  test JMJS 09.7.20 1869 69  test JMJS 09.7.20 1914 68  test JMJS 09.7.20 1852 67  test JMJS 09.7.20 1781 66  test JMJS 09.7.20 1755 65  test JMJS 09.7.20 1853 64  test JMJS 09.7.20 2061 63  test JMJS 09.7.20 2073 62  test JMJS 09.7.20 1995 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3802 60  test JMJS 09.7.20 1695 59  test JMJS 09.7.20 1865 58  test JMJS 09.7.20 1841 57  test JMJS 09.7.20 1795 56  test JMJS 09.7.20 1847 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2387 54  [verilog]create_generated_clock JMJS 15.4.28 2362 53  [Verilog]JDIFF JMJS 14.7.4 1638 52  [verilog]parameter definition JMJS 14.3.5 1946 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4903 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2623 49  Verdi JMJS 10.4.22 3412 48  draw hexa JMJS 10.4.9 1987 47  asfifo - Async FIFO JMJS 10.4.8 1857 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3508 45  synplify batch JMJS 10.3.8 2629 44  ÀüÀڽðè Type A JMJS 08.11.28 2146 43  I2C Webpage JMJS 08.2.25 1979 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6139 41  [Verilog]vstring JMJS 17.9.27 2215 40  Riviera Simple Case JMJS 09.4.29 3326 39  [VHDL]DES Example JMJS 07.6.15 3135 38  [verilog]RAM example JMJS 09.6.5 2897 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2173 36  Jamie's VHDL Handbook JMJS 08.11.28 2836 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3454 34  RTL Job JMJS 09.4.29 2303 33  [VHDL]type example - package TYPES JMJS 06.2.2 1915 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9504 30  [verilog]array_module JMJS 05.12.8 2420 29  [verilog-2001]generate JMJS 05.12.8 3532 28  protected JMJS 05.11.18 2198 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2987 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1965 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2615 23  Array Of Array JMJS 04.8.16 2133 22  dumpfile, dumpvars JMJS 04.7.19 3757 21  Vending Machine Jamie 02.12.16 10216 20  Mini Vending Machine1 Jamie 02.12.10 7097 19  Mini Vending Machine Jamie 02.12.6 9948 18  Key Jamie 02.11.29 5118 17  Stop Watch Jamie 02.11.25 5751 16  Mealy Machine Jamie 02.8.29 6867 15  Moore Machine Jamie 02.8.29 18175 14  Up Down Counter Jamie 02.8.29 4209 13  Up Counter Jamie 02.8.29 2895 12  Edge Detecter Jamie 02.8.29 3122 11  Concept4 Jamie 02.8.28 2180 10  Concept3 Jamie 02.8.28 2209 9  Concept2_1 Jamie 02.8.28 2092 8  Concept2 Jamie 02.8.28 2191 7  Concept1 Jamie 02.8.26 2330 6  Tri State Buffer Jamie 02.8.26 3704 5  8x3 Encoder Jamie 02.8.28 4313 4  3x8 Decoder Jamie 02.8.28 3970 3  4bit Comparator Jamie 02.8.26 3347 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5621 1  Two Input Logic Jamie 02.8.26 2587 [1]