¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 228 97  test plusargs value plusargs JMJS 24.9.5 282 96  color text JMJS 24.7.13 284 95  draw_hexa.v JMJS 10.6.17 2488 94  jmjsxram3.v JMJS 10.4.9 2248 93  Verilog document JMJS 11.1.24 2852 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2443 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3864 90  gtkwave PC version JMJS 09.3.30 2209 89  ncsim option example JMJS 08.12.1 4586 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2220 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6482 86  ncverilog option example JMJS 10.6.8 8061 85  [Verilog]Latch example JMJS 08.12.1 2802 84  Pad verilog example JMJS 01.3.16 4718 83  [ModelSim] vector JMJS 01.3.16 2416 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2700 81  [temp]PIPE JMJS 08.10.2 2060 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2156 79  YCbCr2RGB.v JMJS 10.5.12 2354 78  [VHDL]rom64x8 JMJS 09.3.27 1940 77  [function]vector_compare JMJS 02.6.19 1857 76  [function]vector2integer JMJS 02.6.19 1979 75  [VHDL]ram8x4x8 JMJS 08.12.1 1832 74  [¿¹]shift JMJS 02.6.19 2232 73  test JMJS 09.7.20 2020 72  test JMJS 09.7.20 1748 71  test JMJS 09.7.20 1731 70  test JMJS 09.7.20 1831 69  test JMJS 09.7.20 1874 68  test JMJS 09.7.20 1817 67  test JMJS 09.7.20 1732 66  test JMJS 09.7.20 1717 65  test JMJS 09.7.20 1807 64  test JMJS 09.7.20 2021 63  test JMJS 09.7.20 2040 62  test JMJS 09.7.20 1960 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3762 60  test JMJS 09.7.20 1681 59  test JMJS 09.7.20 1830 58  test JMJS 09.7.20 1804 57  test JMJS 09.7.20 1753 56  test JMJS 09.7.20 1806 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2367 54  [verilog]create_generated_clock JMJS 15.4.28 2342 53  [Verilog]JDIFF JMJS 14.7.4 1608 52  [verilog]parameter definition JMJS 14.3.5 1907 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4858 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2607 49  Verdi JMJS 10.4.22 3372 48  draw hexa JMJS 10.4.9 1964 47  asfifo - Async FIFO JMJS 10.4.8 1824 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3483 45  synplify batch JMJS 10.3.8 2593 44  ÀüÀڽðè Type A JMJS 08.11.28 2108 43  I2C Webpage JMJS 08.2.25 1953 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6101 41  [Verilog]vstring JMJS 17.9.27 2174 40  Riviera Simple Case JMJS 09.4.29 3294 39  [VHDL]DES Example JMJS 07.6.15 3088 38  [verilog]RAM example JMJS 09.6.5 2852 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2133 36  Jamie's VHDL Handbook JMJS 08.11.28 2795 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3420 34  RTL Job JMJS 09.4.29 2260 33  [VHDL]type example - package TYPES JMJS 06.2.2 1890 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9460 30  [verilog]array_module JMJS 05.12.8 2396 29  [verilog-2001]generate JMJS 05.12.8 3489 28  protected JMJS 05.11.18 2160 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2960 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1949 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2581 23  Array Of Array JMJS 04.8.16 2099 22  dumpfile, dumpvars JMJS 04.7.19 3719 21  Vending Machine Jamie 02.12.16 10177 20  Mini Vending Machine1 Jamie 02.12.10 7065 19  Mini Vending Machine Jamie 02.12.6 9916 18  Key Jamie 02.11.29 5073 17  Stop Watch Jamie 02.11.25 5733 16  Mealy Machine Jamie 02.8.29 6830 15  Moore Machine Jamie 02.8.29 18116 14  Up Down Counter Jamie 02.8.29 4171 13  Up Counter Jamie 02.8.29 2860 12  Edge Detecter Jamie 02.8.29 3081 11  Concept4 Jamie 02.8.28 2159 10  Concept3 Jamie 02.8.28 2175 9  Concept2_1 Jamie 02.8.28 2058 8  Concept2 Jamie 02.8.28 2156 7  Concept1 Jamie 02.8.26 2314 6  Tri State Buffer Jamie 02.8.26 3660 5  8x3 Encoder Jamie 02.8.28 4274 4  3x8 Decoder Jamie 02.8.28 3927 3  4bit Comparator Jamie 02.8.26 3316 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5607 1  Two Input Logic Jamie 02.8.26 2561 [1]