¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 347 97  test plusargs value plusargs JMJS 24.9.5 355 96  color text JMJS 24.7.13 410 95  draw_hexa.v JMJS 10.6.17 2555 94  jmjsxram3.v JMJS 10.4.9 2514 93  Verilog document JMJS 11.1.24 3091 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2697 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4135 90  gtkwave PC version JMJS 09.3.30 2524 89  ncsim option example JMJS 08.12.1 4874 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2473 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6562 86  ncverilog option example JMJS 10.6.8 8335 85  [Verilog]Latch example JMJS 08.12.1 3061 84  Pad verilog example JMJS 01.3.16 5013 83  [ModelSim] vector JMJS 01.3.16 2692 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2944 81  [temp]PIPE JMJS 08.10.2 2347 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2432 79  YCbCr2RGB.v JMJS 10.5.12 2588 78  [VHDL]rom64x8 JMJS 09.3.27 2145 77  [function]vector_compare JMJS 02.6.19 2008 76  [function]vector2integer JMJS 02.6.19 2273 75  [VHDL]ram8x4x8 JMJS 08.12.1 1965 74  [¿¹]shift JMJS 02.6.19 2442 73  test JMJS 09.7.20 2306 72  test JMJS 09.7.20 1802 71  test JMJS 09.7.20 2036 70  test JMJS 09.7.20 2104 69  test JMJS 09.7.20 2153 68  test JMJS 09.7.20 2103 67  test JMJS 09.7.20 2041 66  test JMJS 09.7.20 1987 65  test JMJS 09.7.20 2100 64  test JMJS 09.7.20 2281 63  test JMJS 09.7.20 2334 62  test JMJS 09.7.20 2211 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3995 60  test JMJS 09.7.20 1733 59  test JMJS 09.7.20 2144 58  test JMJS 09.7.20 2059 57  test JMJS 09.7.20 2017 56  test JMJS 09.7.20 2065 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2443 54  [verilog]create_generated_clock JMJS 15.4.28 2437 53  [Verilog]JDIFF JMJS 14.7.4 1896 52  [verilog]parameter definition JMJS 14.3.5 2171 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5115 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2709 49  Verdi JMJS 10.4.22 3645 48  draw hexa JMJS 10.4.9 2101 47  asfifo - Async FIFO JMJS 10.4.8 1967 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3664 45  synplify batch JMJS 10.3.8 2871 44  ÀüÀڽðè Type A JMJS 08.11.28 2394 43  I2C Webpage JMJS 08.2.25 2209 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6257 41  [Verilog]vstring JMJS 17.9.27 2387 40  Riviera Simple Case JMJS 09.4.29 3475 39  [VHDL]DES Example JMJS 07.6.15 3373 38  [verilog]RAM example JMJS 09.6.5 3147 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2382 36  Jamie's VHDL Handbook JMJS 08.11.28 3062 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3662 34  RTL Job JMJS 09.4.29 2590 33  [VHDL]type example - package TYPES JMJS 06.2.2 1994 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9708 30  [verilog]array_module JMJS 05.12.8 2608 29  [verilog-2001]generate JMJS 05.12.8 3759 28  protected JMJS 05.11.18 2436 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3138 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2102 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2748 23  Array Of Array JMJS 04.8.16 2291 22  dumpfile, dumpvars JMJS 04.7.19 4002 21  Vending Machine Jamie 02.12.16 10429 20  Mini Vending Machine1 Jamie 02.12.10 7300 19  Mini Vending Machine Jamie 02.12.6 10117 18  Key Jamie 02.11.29 5332 17  Stop Watch Jamie 02.11.25 5835 16  Mealy Machine Jamie 02.8.29 7054 15  Moore Machine Jamie 02.8.29 18394 14  Up Down Counter Jamie 02.8.29 4444 13  Up Counter Jamie 02.8.29 3138 12  Edge Detecter Jamie 02.8.29 3334 11  Concept4 Jamie 02.8.28 2247 10  Concept3 Jamie 02.8.28 2397 9  Concept2_1 Jamie 02.8.28 2280 8  Concept2 Jamie 02.8.28 2363 7  Concept1 Jamie 02.8.26 2364 6  Tri State Buffer Jamie 02.8.26 3987 5  8x3 Encoder Jamie 02.8.28 4538 4  3x8 Decoder Jamie 02.8.28 4162 3  4bit Comparator Jamie 02.8.26 3553 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5657 1  Two Input Logic Jamie 02.8.26 2804 [1]