¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 221 97  test plusargs value plusargs JMJS 24.9.5 276 96  color text JMJS 24.7.13 279 95  draw_hexa.v JMJS 10.6.17 2484 94  jmjsxram3.v JMJS 10.4.9 2239 93  Verilog document JMJS 11.1.24 2843 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2436 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3854 90  gtkwave PC version JMJS 09.3.30 2197 89  ncsim option example JMJS 08.12.1 4577 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2208 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6479 86  ncverilog option example JMJS 10.6.8 8051 85  [Verilog]Latch example JMJS 08.12.1 2792 84  Pad verilog example JMJS 01.3.16 4711 83  [ModelSim] vector JMJS 01.3.16 2408 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2695 81  [temp]PIPE JMJS 08.10.2 2050 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2145 79  YCbCr2RGB.v JMJS 10.5.12 2349 78  [VHDL]rom64x8 JMJS 09.3.27 1933 77  [function]vector_compare JMJS 02.6.19 1854 76  [function]vector2integer JMJS 02.6.19 1970 75  [VHDL]ram8x4x8 JMJS 08.12.1 1827 74  [¿¹]shift JMJS 02.6.19 2222 73  test JMJS 09.7.20 2011 72  test JMJS 09.7.20 1745 71  test JMJS 09.7.20 1723 70  test JMJS 09.7.20 1823 69  test JMJS 09.7.20 1866 68  test JMJS 09.7.20 1809 67  test JMJS 09.7.20 1720 66  test JMJS 09.7.20 1705 65  test JMJS 09.7.20 1798 64  test JMJS 09.7.20 2012 63  test JMJS 09.7.20 2032 62  test JMJS 09.7.20 1956 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3753 60  test JMJS 09.7.20 1677 59  test JMJS 09.7.20 1821 58  test JMJS 09.7.20 1791 57  test JMJS 09.7.20 1747 56  test JMJS 09.7.20 1797 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2362 54  [verilog]create_generated_clock JMJS 15.4.28 2339 53  [Verilog]JDIFF JMJS 14.7.4 1603 52  [verilog]parameter definition JMJS 14.3.5 1897 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4850 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2603 49  Verdi JMJS 10.4.22 3362 48  draw hexa JMJS 10.4.9 1960 47  asfifo - Async FIFO JMJS 10.4.8 1817 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3474 45  synplify batch JMJS 10.3.8 2582 44  ÀüÀڽðè Type A JMJS 08.11.28 2098 43  I2C Webpage JMJS 08.2.25 1944 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6094 41  [Verilog]vstring JMJS 17.9.27 2169 40  Riviera Simple Case JMJS 09.4.29 3287 39  [VHDL]DES Example JMJS 07.6.15 3083 38  [verilog]RAM example JMJS 09.6.5 2844 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2124 36  Jamie's VHDL Handbook JMJS 08.11.28 2786 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3408 34  RTL Job JMJS 09.4.29 2248 33  [VHDL]type example - package TYPES JMJS 06.2.2 1887 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9452 30  [verilog]array_module JMJS 05.12.8 2387 29  [verilog-2001]generate JMJS 05.12.8 3480 28  protected JMJS 05.11.18 2150 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2956 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1946 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2572 23  Array Of Array JMJS 04.8.16 2090 22  dumpfile, dumpvars JMJS 04.7.19 3710 21  Vending Machine Jamie 02.12.16 10169 20  Mini Vending Machine1 Jamie 02.12.10 7056 19  Mini Vending Machine Jamie 02.12.6 9906 18  Key Jamie 02.11.29 5064 17  Stop Watch Jamie 02.11.25 5730 16  Mealy Machine Jamie 02.8.29 6821 15  Moore Machine Jamie 02.8.29 18097 14  Up Down Counter Jamie 02.8.29 4162 13  Up Counter Jamie 02.8.29 2853 12  Edge Detecter Jamie 02.8.29 3071 11  Concept4 Jamie 02.8.28 2156 10  Concept3 Jamie 02.8.28 2166 9  Concept2_1 Jamie 02.8.28 2051 8  Concept2 Jamie 02.8.28 2147 7  Concept1 Jamie 02.8.26 2310 6  Tri State Buffer Jamie 02.8.26 3651 5  8x3 Encoder Jamie 02.8.28 4264 4  3x8 Decoder Jamie 02.8.28 3920 3  4bit Comparator Jamie 02.8.26 3306 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5604 1  Two Input Logic Jamie 02.8.26 2549 [1]