¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 260 97  test plusargs value plusargs JMJS 24.9.5 308 96  color text JMJS 24.7.13 320 95  draw_hexa.v JMJS 10.6.17 2512 94  jmjsxram3.v JMJS 10.4.9 2291 93  Verilog document JMJS 11.1.24 2904 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2488 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3902 90  gtkwave PC version JMJS 09.3.30 2269 89  ncsim option example JMJS 08.12.1 4633 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2266 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6500 86  ncverilog option example JMJS 10.6.8 8104 85  [Verilog]Latch example JMJS 08.12.1 2848 84  Pad verilog example JMJS 01.3.16 4762 83  [ModelSim] vector JMJS 01.3.16 2459 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2731 81  [temp]PIPE JMJS 08.10.2 2108 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2203 79  YCbCr2RGB.v JMJS 10.5.12 2392 78  [VHDL]rom64x8 JMJS 09.3.27 1973 77  [function]vector_compare JMJS 02.6.19 1881 76  [function]vector2integer JMJS 02.6.19 2030 75  [VHDL]ram8x4x8 JMJS 08.12.1 1857 74  [¿¹]shift JMJS 02.6.19 2269 73  test JMJS 09.7.20 2069 72  test JMJS 09.7.20 1763 71  test JMJS 09.7.20 1784 70  test JMJS 09.7.20 1873 69  test JMJS 09.7.20 1919 68  test JMJS 09.7.20 1855 67  test JMJS 09.7.20 1787 66  test JMJS 09.7.20 1757 65  test JMJS 09.7.20 1860 64  test JMJS 09.7.20 2064 63  test JMJS 09.7.20 2079 62  test JMJS 09.7.20 2006 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3809 60  test JMJS 09.7.20 1696 59  test JMJS 09.7.20 1874 58  test JMJS 09.7.20 1842 57  test JMJS 09.7.20 1798 56  test JMJS 09.7.20 1852 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2387 54  [verilog]create_generated_clock JMJS 15.4.28 2363 53  [Verilog]JDIFF JMJS 14.7.4 1646 52  [verilog]parameter definition JMJS 14.3.5 1950 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4908 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2627 49  Verdi JMJS 10.4.22 3416 48  draw hexa JMJS 10.4.9 1991 47  asfifo - Async FIFO JMJS 10.4.8 1861 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3509 45  synplify batch JMJS 10.3.8 2635 44  ÀüÀڽðè Type A JMJS 08.11.28 2148 43  I2C Webpage JMJS 08.2.25 1986 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6144 41  [Verilog]vstring JMJS 17.9.27 2218 40  Riviera Simple Case JMJS 09.4.29 3330 39  [VHDL]DES Example JMJS 07.6.15 3142 38  [verilog]RAM example JMJS 09.6.5 2900 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2181 36  Jamie's VHDL Handbook JMJS 08.11.28 2839 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3460 34  RTL Job JMJS 09.4.29 2312 33  [VHDL]type example - package TYPES JMJS 06.2.2 1916 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9508 30  [verilog]array_module JMJS 05.12.8 2423 29  [verilog-2001]generate JMJS 05.12.8 3536 28  protected JMJS 05.11.18 2203 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2992 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1968 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2616 23  Array Of Array JMJS 04.8.16 2140 22  dumpfile, dumpvars JMJS 04.7.19 3764 21  Vending Machine Jamie 02.12.16 10222 20  Mini Vending Machine1 Jamie 02.12.10 7105 19  Mini Vending Machine Jamie 02.12.6 9951 18  Key Jamie 02.11.29 5122 17  Stop Watch Jamie 02.11.25 5754 16  Mealy Machine Jamie 02.8.29 6874 15  Moore Machine Jamie 02.8.29 18184 14  Up Down Counter Jamie 02.8.29 4214 13  Up Counter Jamie 02.8.29 2899 12  Edge Detecter Jamie 02.8.29 3128 11  Concept4 Jamie 02.8.28 2185 10  Concept3 Jamie 02.8.28 2214 9  Concept2_1 Jamie 02.8.28 2096 8  Concept2 Jamie 02.8.28 2194 7  Concept1 Jamie 02.8.26 2331 6  Tri State Buffer Jamie 02.8.26 3714 5  8x3 Encoder Jamie 02.8.28 4324 4  3x8 Decoder Jamie 02.8.28 3977 3  4bit Comparator Jamie 02.8.26 3350 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5622 1  Two Input Logic Jamie 02.8.26 2590 [1]