¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 343 97  test plusargs value plusargs JMJS 24.9.5 355 96  color text JMJS 24.7.13 407 95  draw_hexa.v JMJS 10.6.17 2554 94  jmjsxram3.v JMJS 10.4.9 2503 93  Verilog document JMJS 11.1.24 3084 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2688 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4128 90  gtkwave PC version JMJS 09.3.30 2520 89  ncsim option example JMJS 08.12.1 4868 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2467 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6561 86  ncverilog option example JMJS 10.6.8 8324 85  [Verilog]Latch example JMJS 08.12.1 3056 84  Pad verilog example JMJS 01.3.16 5001 83  [ModelSim] vector JMJS 01.3.16 2688 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2937 81  [temp]PIPE JMJS 08.10.2 2338 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2418 79  YCbCr2RGB.v JMJS 10.5.12 2586 78  [VHDL]rom64x8 JMJS 09.3.27 2134 77  [function]vector_compare JMJS 02.6.19 2006 76  [function]vector2integer JMJS 02.6.19 2261 75  [VHDL]ram8x4x8 JMJS 08.12.1 1959 74  [¿¹]shift JMJS 02.6.19 2437 73  test JMJS 09.7.20 2294 72  test JMJS 09.7.20 1801 71  test JMJS 09.7.20 2022 70  test JMJS 09.7.20 2097 69  test JMJS 09.7.20 2149 68  test JMJS 09.7.20 2096 67  test JMJS 09.7.20 2033 66  test JMJS 09.7.20 1972 65  test JMJS 09.7.20 2091 64  test JMJS 09.7.20 2271 63  test JMJS 09.7.20 2327 62  test JMJS 09.7.20 2196 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3982 60  test JMJS 09.7.20 1730 59  test JMJS 09.7.20 2132 58  test JMJS 09.7.20 2047 57  test JMJS 09.7.20 2003 56  test JMJS 09.7.20 2052 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2440 54  [verilog]create_generated_clock JMJS 15.4.28 2436 53  [Verilog]JDIFF JMJS 14.7.4 1890 52  [verilog]parameter definition JMJS 14.3.5 2160 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5105 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2708 49  Verdi JMJS 10.4.22 3642 48  draw hexa JMJS 10.4.9 2100 47  asfifo - Async FIFO JMJS 10.4.8 1964 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3656 45  synplify batch JMJS 10.3.8 2865 44  ÀüÀڽðè Type A JMJS 08.11.28 2382 43  I2C Webpage JMJS 08.2.25 2196 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6256 41  [Verilog]vstring JMJS 17.9.27 2381 40  Riviera Simple Case JMJS 09.4.29 3470 39  [VHDL]DES Example JMJS 07.6.15 3364 38  [verilog]RAM example JMJS 09.6.5 3134 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2371 36  Jamie's VHDL Handbook JMJS 08.11.28 3059 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3653 34  RTL Job JMJS 09.4.29 2578 33  [VHDL]type example - package TYPES JMJS 06.2.2 1992 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9697 30  [verilog]array_module JMJS 05.12.8 2595 29  [verilog-2001]generate JMJS 05.12.8 3747 28  protected JMJS 05.11.18 2423 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3130 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2100 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2740 23  Array Of Array JMJS 04.8.16 2285 22  dumpfile, dumpvars JMJS 04.7.19 3992 21  Vending Machine Jamie 02.12.16 10424 20  Mini Vending Machine1 Jamie 02.12.10 7286 19  Mini Vending Machine Jamie 02.12.6 10114 18  Key Jamie 02.11.29 5325 17  Stop Watch Jamie 02.11.25 5834 16  Mealy Machine Jamie 02.8.29 7050 15  Moore Machine Jamie 02.8.29 18385 14  Up Down Counter Jamie 02.8.29 4433 13  Up Counter Jamie 02.8.29 3127 12  Edge Detecter Jamie 02.8.29 3326 11  Concept4 Jamie 02.8.28 2246 10  Concept3 Jamie 02.8.28 2383 9  Concept2_1 Jamie 02.8.28 2273 8  Concept2 Jamie 02.8.28 2358 7  Concept1 Jamie 02.8.26 2362 6  Tri State Buffer Jamie 02.8.26 3974 5  8x3 Encoder Jamie 02.8.28 4526 4  3x8 Decoder Jamie 02.8.28 4152 3  4bit Comparator Jamie 02.8.26 3542 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5657 1  Two Input Logic Jamie 02.8.26 2795 [1]