¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 194 97  test plusargs value plusargs JMJS 24.9.5 260 96  color text JMJS 24.7.13 261 95  draw_hexa.v JMJS 10.6.17 2467 94  jmjsxram3.v JMJS 10.4.9 2206 93  Verilog document JMJS 11.1.24 2810 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2397 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3814 90  gtkwave PC version JMJS 09.3.30 2156 89  ncsim option example JMJS 08.12.1 4540 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2170 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6466 86  ncverilog option example JMJS 10.6.8 8011 85  [Verilog]Latch example JMJS 08.12.1 2747 84  Pad verilog example JMJS 01.3.16 4677 83  [ModelSim] vector JMJS 01.3.16 2373 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2652 81  [temp]PIPE JMJS 08.10.2 2016 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2101 79  YCbCr2RGB.v JMJS 10.5.12 2326 78  [VHDL]rom64x8 JMJS 09.3.27 1903 77  [function]vector_compare JMJS 02.6.19 1840 76  [function]vector2integer JMJS 02.6.19 1942 75  [VHDL]ram8x4x8 JMJS 08.12.1 1809 74  [¿¹]shift JMJS 02.6.19 2180 73  test JMJS 09.7.20 1970 72  test JMJS 09.7.20 1733 71  test JMJS 09.7.20 1691 70  test JMJS 09.7.20 1784 69  test JMJS 09.7.20 1825 68  test JMJS 09.7.20 1772 67  test JMJS 09.7.20 1685 66  test JMJS 09.7.20 1664 65  test JMJS 09.7.20 1765 64  test JMJS 09.7.20 1972 63  test JMJS 09.7.20 1999 62  test JMJS 09.7.20 1905 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3712 60  test JMJS 09.7.20 1667 59  test JMJS 09.7.20 1786 58  test JMJS 09.7.20 1747 57  test JMJS 09.7.20 1711 56  test JMJS 09.7.20 1758 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2341 54  [verilog]create_generated_clock JMJS 15.4.28 2325 53  [Verilog]JDIFF JMJS 14.7.4 1590 52  [verilog]parameter definition JMJS 14.3.5 1869 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4818 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2590 49  Verdi JMJS 10.4.22 3326 48  draw hexa JMJS 10.4.9 1945 47  asfifo - Async FIFO JMJS 10.4.8 1792 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3439 45  synplify batch JMJS 10.3.8 2546 44  ÀüÀڽðè Type A JMJS 08.11.28 2062 43  I2C Webpage JMJS 08.2.25 1906 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6059 41  [Verilog]vstring JMJS 17.9.27 2139 40  Riviera Simple Case JMJS 09.4.29 3267 39  [VHDL]DES Example JMJS 07.6.15 3034 38  [verilog]RAM example JMJS 09.6.5 2805 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2087 36  Jamie's VHDL Handbook JMJS 08.11.28 2746 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3375 34  RTL Job JMJS 09.4.29 2214 33  [VHDL]type example - package TYPES JMJS 06.2.2 1873 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9416 30  [verilog]array_module JMJS 05.12.8 2357 29  [verilog-2001]generate JMJS 05.12.8 3443 28  protected JMJS 05.11.18 2116 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2929 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1933 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2544 23  Array Of Array JMJS 04.8.16 2059 22  dumpfile, dumpvars JMJS 04.7.19 3673 21  Vending Machine Jamie 02.12.16 10134 20  Mini Vending Machine1 Jamie 02.12.10 7022 19  Mini Vending Machine Jamie 02.12.6 9878 18  Key Jamie 02.11.29 5036 17  Stop Watch Jamie 02.11.25 5714 16  Mealy Machine Jamie 02.8.29 6794 15  Moore Machine Jamie 02.8.29 18047 14  Up Down Counter Jamie 02.8.29 4131 13  Up Counter Jamie 02.8.29 2826 12  Edge Detecter Jamie 02.8.29 3043 11  Concept4 Jamie 02.8.28 2145 10  Concept3 Jamie 02.8.28 2131 9  Concept2_1 Jamie 02.8.28 2018 8  Concept2 Jamie 02.8.28 2111 7  Concept1 Jamie 02.8.26 2298 6  Tri State Buffer Jamie 02.8.26 3609 5  8x3 Encoder Jamie 02.8.28 4229 4  3x8 Decoder Jamie 02.8.28 3895 3  4bit Comparator Jamie 02.8.26 3273 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5589 1  Two Input Logic Jamie 02.8.26 2514 [1]