¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 321 97  test plusargs value plusargs JMJS 24.9.5 343 96  color text JMJS 24.7.13 375 95  draw_hexa.v JMJS 10.6.17 2537 94  jmjsxram3.v JMJS 10.4.9 2417 93  Verilog document JMJS 11.1.24 3016 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2608 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4039 90  gtkwave PC version JMJS 09.3.30 2406 89  ncsim option example JMJS 08.12.1 4774 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2372 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6541 86  ncverilog option example JMJS 10.6.8 8235 85  [Verilog]Latch example JMJS 08.12.1 2979 84  Pad verilog example JMJS 01.3.16 4907 83  [ModelSim] vector JMJS 01.3.16 2597 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2850 81  [temp]PIPE JMJS 08.10.2 2246 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2324 79  YCbCr2RGB.v JMJS 10.5.12 2518 78  [VHDL]rom64x8 JMJS 09.3.27 2068 77  [function]vector_compare JMJS 02.6.19 1971 76  [function]vector2integer JMJS 02.6.19 2173 75  [VHDL]ram8x4x8 JMJS 08.12.1 1910 74  [¿¹]shift JMJS 02.6.19 2364 73  test JMJS 09.7.20 2202 72  test JMJS 09.7.20 1785 71  test JMJS 09.7.20 1920 70  test JMJS 09.7.20 2018 69  test JMJS 09.7.20 2061 68  test JMJS 09.7.20 1990 67  test JMJS 09.7.20 1929 66  test JMJS 09.7.20 1878 65  test JMJS 09.7.20 1995 64  test JMJS 09.7.20 2193 63  test JMJS 09.7.20 2226 62  test JMJS 09.7.20 2128 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3913 60  test JMJS 09.7.20 1720 59  test JMJS 09.7.20 2043 58  test JMJS 09.7.20 1955 57  test JMJS 09.7.20 1920 56  test JMJS 09.7.20 1962 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2427 54  [verilog]create_generated_clock JMJS 15.4.28 2406 53  [Verilog]JDIFF JMJS 14.7.4 1787 52  [verilog]parameter definition JMJS 14.3.5 2070 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5012 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2682 49  Verdi JMJS 10.4.22 3552 48  draw hexa JMJS 10.4.9 2065 47  asfifo - Async FIFO JMJS 10.4.8 1932 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3600 45  synplify batch JMJS 10.3.8 2788 44  ÀüÀڽðè Type A JMJS 08.11.28 2287 43  I2C Webpage JMJS 08.2.25 2115 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6236 41  [Verilog]vstring JMJS 17.9.27 2325 40  Riviera Simple Case JMJS 09.4.29 3417 39  [VHDL]DES Example JMJS 07.6.15 3273 38  [verilog]RAM example JMJS 09.6.5 3048 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2284 36  Jamie's VHDL Handbook JMJS 08.11.28 2973 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3555 34  RTL Job JMJS 09.4.29 2480 33  [VHDL]type example - package TYPES JMJS 06.2.2 1968 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9626 30  [verilog]array_module JMJS 05.12.8 2528 29  [verilog-2001]generate JMJS 05.12.8 3669 28  protected JMJS 05.11.18 2323 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3077 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2069 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2698 23  Array Of Array JMJS 04.8.16 2219 22  dumpfile, dumpvars JMJS 04.7.19 3910 21  Vending Machine Jamie 02.12.16 10344 20  Mini Vending Machine1 Jamie 02.12.10 7220 19  Mini Vending Machine Jamie 02.12.6 10052 18  Key Jamie 02.11.29 5246 17  Stop Watch Jamie 02.11.25 5806 16  Mealy Machine Jamie 02.8.29 6970 15  Moore Machine Jamie 02.8.29 18317 14  Up Down Counter Jamie 02.8.29 4339 13  Up Counter Jamie 02.8.29 3030 12  Edge Detecter Jamie 02.8.29 3241 11  Concept4 Jamie 02.8.28 2228 10  Concept3 Jamie 02.8.28 2311 9  Concept2_1 Jamie 02.8.28 2207 8  Concept2 Jamie 02.8.28 2294 7  Concept1 Jamie 02.8.26 2352 6  Tri State Buffer Jamie 02.8.26 3881 5  8x3 Encoder Jamie 02.8.28 4439 4  3x8 Decoder Jamie 02.8.28 4079 3  4bit Comparator Jamie 02.8.26 3457 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5646 1  Two Input Logic Jamie 02.8.26 2707 [1]