¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 348 97  test plusargs value plusargs JMJS 24.9.5 355 96  color text JMJS 24.7.13 410 95  draw_hexa.v JMJS 10.6.17 2556 94  jmjsxram3.v JMJS 10.4.9 2520 93  Verilog document JMJS 11.1.24 3094 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2700 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4137 90  gtkwave PC version JMJS 09.3.30 2526 89  ncsim option example JMJS 08.12.1 4876 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2474 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6564 86  ncverilog option example JMJS 10.6.8 8338 85  [Verilog]Latch example JMJS 08.12.1 3063 84  Pad verilog example JMJS 01.3.16 5016 83  [ModelSim] vector JMJS 01.3.16 2696 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2946 81  [temp]PIPE JMJS 08.10.2 2350 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2435 79  YCbCr2RGB.v JMJS 10.5.12 2589 78  [VHDL]rom64x8 JMJS 09.3.27 2148 77  [function]vector_compare JMJS 02.6.19 2010 76  [function]vector2integer JMJS 02.6.19 2275 75  [VHDL]ram8x4x8 JMJS 08.12.1 1967 74  [¿¹]shift JMJS 02.6.19 2443 73  test JMJS 09.7.20 2309 72  test JMJS 09.7.20 1803 71  test JMJS 09.7.20 2040 70  test JMJS 09.7.20 2109 69  test JMJS 09.7.20 2156 68  test JMJS 09.7.20 2105 67  test JMJS 09.7.20 2044 66  test JMJS 09.7.20 1992 65  test JMJS 09.7.20 2105 64  test JMJS 09.7.20 2283 63  test JMJS 09.7.20 2337 62  test JMJS 09.7.20 2218 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 4001 60  test JMJS 09.7.20 1735 59  test JMJS 09.7.20 2149 58  test JMJS 09.7.20 2064 57  test JMJS 09.7.20 2020 56  test JMJS 09.7.20 2069 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2445 54  [verilog]create_generated_clock JMJS 15.4.28 2438 53  [Verilog]JDIFF JMJS 14.7.4 1900 52  [verilog]parameter definition JMJS 14.3.5 2173 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5120 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2709 49  Verdi JMJS 10.4.22 3647 48  draw hexa JMJS 10.4.9 2103 47  asfifo - Async FIFO JMJS 10.4.8 1968 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3666 45  synplify batch JMJS 10.3.8 2872 44  ÀüÀڽðè Type A JMJS 08.11.28 2398 43  I2C Webpage JMJS 08.2.25 2214 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6257 41  [Verilog]vstring JMJS 17.9.27 2390 40  Riviera Simple Case JMJS 09.4.29 3478 39  [VHDL]DES Example JMJS 07.6.15 3378 38  [verilog]RAM example JMJS 09.6.5 3153 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2386 36  Jamie's VHDL Handbook JMJS 08.11.28 3065 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3666 34  RTL Job JMJS 09.4.29 2594 33  [VHDL]type example - package TYPES JMJS 06.2.2 1995 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9709 30  [verilog]array_module JMJS 05.12.8 2611 29  [verilog-2001]generate JMJS 05.12.8 3761 28  protected JMJS 05.11.18 2442 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3141 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2103 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2752 23  Array Of Array JMJS 04.8.16 2295 22  dumpfile, dumpvars JMJS 04.7.19 4007 21  Vending Machine Jamie 02.12.16 10432 20  Mini Vending Machine1 Jamie 02.12.10 7305 19  Mini Vending Machine Jamie 02.12.6 10118 18  Key Jamie 02.11.29 5336 17  Stop Watch Jamie 02.11.25 5837 16  Mealy Machine Jamie 02.8.29 7057 15  Moore Machine Jamie 02.8.29 18397 14  Up Down Counter Jamie 02.8.29 4448 13  Up Counter Jamie 02.8.29 3141 12  Edge Detecter Jamie 02.8.29 3338 11  Concept4 Jamie 02.8.28 2248 10  Concept3 Jamie 02.8.28 2399 9  Concept2_1 Jamie 02.8.28 2281 8  Concept2 Jamie 02.8.28 2364 7  Concept1 Jamie 02.8.26 2365 6  Tri State Buffer Jamie 02.8.26 3990 5  8x3 Encoder Jamie 02.8.28 4543 4  3x8 Decoder Jamie 02.8.28 4167 3  4bit Comparator Jamie 02.8.26 3557 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5657 1  Two Input Logic Jamie 02.8.26 2807 [1]