¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 158 97  test plusargs value plusargs JMJS 24.9.5 222 96  color text JMJS 24.7.13 231 95  draw_hexa.v JMJS 10.6.17 2427 94  jmjsxram3.v JMJS 10.4.9 2157 93  Verilog document JMJS 11.1.24 2753 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2290 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3769 90  gtkwave PC version JMJS 09.3.30 2089 89  ncsim option example JMJS 08.12.1 4483 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2094 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6427 86  ncverilog option example JMJS 10.6.8 7908 85  [Verilog]Latch example JMJS 08.12.1 2704 84  Pad verilog example JMJS 01.3.16 4627 83  [ModelSim] vector JMJS 01.3.16 2304 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2600 81  [temp]PIPE JMJS 08.10.2 1960 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2043 79  YCbCr2RGB.v JMJS 10.5.12 2257 78  [VHDL]rom64x8 JMJS 09.3.27 1859 77  [function]vector_compare JMJS 02.6.19 1810 76  [function]vector2integer JMJS 02.6.19 1880 75  [VHDL]ram8x4x8 JMJS 08.12.1 1771 74  [¿¹]shift JMJS 02.6.19 2129 73  test JMJS 09.7.20 1917 72  test JMJS 09.7.20 1705 71  test JMJS 09.7.20 1634 70  test JMJS 09.7.20 1730 69  test JMJS 09.7.20 1778 68  test JMJS 09.7.20 1705 67  test JMJS 09.7.20 1627 66  test JMJS 09.7.20 1583 65  test JMJS 09.7.20 1699 64  test JMJS 09.7.20 1927 63  test JMJS 09.7.20 1934 62  test JMJS 09.7.20 1852 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3655 60  test JMJS 09.7.20 1638 59  test JMJS 09.7.20 1722 58  test JMJS 09.7.20 1701 57  test JMJS 09.7.20 1641 56  test JMJS 09.7.20 1693 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2309 54  [verilog]create_generated_clock JMJS 15.4.28 2296 53  [Verilog]JDIFF JMJS 14.7.4 1563 52  [verilog]parameter definition JMJS 14.3.5 1828 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4787 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2564 49  Verdi JMJS 10.4.22 3241 48  draw hexa JMJS 10.4.9 1908 47  asfifo - Async FIFO JMJS 10.4.8 1727 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3386 45  synplify batch JMJS 10.3.8 2487 44  ÀüÀڽðè Type A JMJS 08.11.28 2002 43  I2C Webpage JMJS 08.2.25 1851 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6011 41  [Verilog]vstring JMJS 17.9.27 2091 40  Riviera Simple Case JMJS 09.4.29 3222 39  [VHDL]DES Example JMJS 07.6.15 2980 38  [verilog]RAM example JMJS 09.6.5 2746 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2024 36  Jamie's VHDL Handbook JMJS 08.11.28 2678 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3329 34  RTL Job JMJS 09.4.29 2161 33  [VHDL]type example - package TYPES JMJS 06.2.2 1833 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9365 30  [verilog]array_module JMJS 05.12.8 2305 29  [verilog-2001]generate JMJS 05.12.8 3396 28  protected JMJS 05.11.18 2062 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2874 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1904 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2492 23  Array Of Array JMJS 04.8.16 1997 22  dumpfile, dumpvars JMJS 04.7.19 3617 21  Vending Machine Jamie 02.12.16 10090 20  Mini Vending Machine1 Jamie 02.12.10 6965 19  Mini Vending Machine Jamie 02.12.6 9796 18  Key Jamie 02.11.29 4989 17  Stop Watch Jamie 02.11.25 5689 16  Mealy Machine Jamie 02.8.29 6738 15  Moore Machine Jamie 02.8.29 17970 14  Up Down Counter Jamie 02.8.29 4078 13  Up Counter Jamie 02.8.29 2777 12  Edge Detecter Jamie 02.8.29 2982 11  Concept4 Jamie 02.8.28 2119 10  Concept3 Jamie 02.8.28 2071 9  Concept2_1 Jamie 02.8.28 1956 8  Concept2 Jamie 02.8.28 2029 7  Concept1 Jamie 02.8.26 2250 6  Tri State Buffer Jamie 02.8.26 3550 5  8x3 Encoder Jamie 02.8.28 4165 4  3x8 Decoder Jamie 02.8.28 3842 3  4bit Comparator Jamie 02.8.26 3221 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5563 1  Two Input Logic Jamie 02.8.26 2467 [1]