¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 124 97  test plusargs value plusargs JMJS 24.9.5 185 96  color text JMJS 24.7.13 189 95  draw_hexa.v JMJS 10.6.17 2389 94  jmjsxram3.v JMJS 10.4.9 2118 93  Verilog document JMJS 11.1.24 2709 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2256 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3739 90  gtkwave PC version JMJS 09.3.30 2055 89  ncsim option example JMJS 08.12.1 4447 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2059 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6388 86  ncverilog option example JMJS 10.6.8 7867 85  [Verilog]Latch example JMJS 08.12.1 2672 84  Pad verilog example JMJS 01.3.16 4589 83  [ModelSim] vector JMJS 01.3.16 2269 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2563 81  [temp]PIPE JMJS 08.10.2 1920 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2007 79  YCbCr2RGB.v JMJS 10.5.12 2215 78  [VHDL]rom64x8 JMJS 09.3.27 1817 77  [function]vector_compare JMJS 02.6.19 1775 76  [function]vector2integer JMJS 02.6.19 1841 75  [VHDL]ram8x4x8 JMJS 08.12.1 1734 74  [¿¹]shift JMJS 02.6.19 2094 73  test JMJS 09.7.20 1885 72  test JMJS 09.7.20 1671 71  test JMJS 09.7.20 1600 70  test JMJS 09.7.20 1697 69  test JMJS 09.7.20 1739 68  test JMJS 09.7.20 1671 67  test JMJS 09.7.20 1595 66  test JMJS 09.7.20 1544 65  test JMJS 09.7.20 1666 64  test JMJS 09.7.20 1893 63  test JMJS 09.7.20 1899 62  test JMJS 09.7.20 1818 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3617 60  test JMJS 09.7.20 1606 59  test JMJS 09.7.20 1690 58  test JMJS 09.7.20 1669 57  test JMJS 09.7.20 1609 56  test JMJS 09.7.20 1659 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2274 54  [verilog]create_generated_clock JMJS 15.4.28 2264 53  [Verilog]JDIFF JMJS 14.7.4 1523 52  [verilog]parameter definition JMJS 14.3.5 1794 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4752 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2522 49  Verdi JMJS 10.4.22 3195 48  draw hexa JMJS 10.4.9 1867 47  asfifo - Async FIFO JMJS 10.4.8 1693 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3349 45  synplify batch JMJS 10.3.8 2450 44  ÀüÀڽðè Type A JMJS 08.11.28 1965 43  I2C Webpage JMJS 08.2.25 1813 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 5972 41  [Verilog]vstring JMJS 17.9.27 2053 40  Riviera Simple Case JMJS 09.4.29 3189 39  [VHDL]DES Example JMJS 07.6.15 2945 38  [verilog]RAM example JMJS 09.6.5 2712 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1985 36  Jamie's VHDL Handbook JMJS 08.11.28 2644 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3293 34  RTL Job JMJS 09.4.29 2124 33  [VHDL]type example - package TYPES JMJS 06.2.2 1802 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9329 30  [verilog]array_module JMJS 05.12.8 2262 29  [verilog-2001]generate JMJS 05.12.8 3363 28  protected JMJS 05.11.18 2027 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2834 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1869 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2453 23  Array Of Array JMJS 04.8.16 1961 22  dumpfile, dumpvars JMJS 04.7.19 3578 21  Vending Machine Jamie 02.12.16 10053 20  Mini Vending Machine1 Jamie 02.12.10 6920 19  Mini Vending Machine Jamie 02.12.6 9731 18  Key Jamie 02.11.29 4953 17  Stop Watch Jamie 02.11.25 5654 16  Mealy Machine Jamie 02.8.29 6702 15  Moore Machine Jamie 02.8.29 17904 14  Up Down Counter Jamie 02.8.29 4035 13  Up Counter Jamie 02.8.29 2740 12  Edge Detecter Jamie 02.8.29 2942 11  Concept4 Jamie 02.8.28 2085 10  Concept3 Jamie 02.8.28 2033 9  Concept2_1 Jamie 02.8.28 1921 8  Concept2 Jamie 02.8.28 1989 7  Concept1 Jamie 02.8.26 2209 6  Tri State Buffer Jamie 02.8.26 3514 5  8x3 Encoder Jamie 02.8.28 4117 4  3x8 Decoder Jamie 02.8.28 3801 3  4bit Comparator Jamie 02.8.26 3183 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5527 1  Two Input Logic Jamie 02.8.26 2434 [1]