¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 333 97  test plusargs value plusargs JMJS 24.9.5 348 96  color text JMJS 24.7.13 388 95  draw_hexa.v JMJS 10.6.17 2543 94  jmjsxram3.v JMJS 10.4.9 2450 93  Verilog document JMJS 11.1.24 3046 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2634 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4070 90  gtkwave PC version JMJS 09.3.30 2440 89  ncsim option example JMJS 08.12.1 4799 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2404 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6546 86  ncverilog option example JMJS 10.6.8 8264 85  [Verilog]Latch example JMJS 08.12.1 3004 84  Pad verilog example JMJS 01.3.16 4944 83  [ModelSim] vector JMJS 01.3.16 2628 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2870 81  [temp]PIPE JMJS 08.10.2 2273 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2351 79  YCbCr2RGB.v JMJS 10.5.12 2541 78  [VHDL]rom64x8 JMJS 09.3.27 2100 77  [function]vector_compare JMJS 02.6.19 1988 76  [function]vector2integer JMJS 02.6.19 2202 75  [VHDL]ram8x4x8 JMJS 08.12.1 1927 74  [¿¹]shift JMJS 02.6.19 2389 73  test JMJS 09.7.20 2236 72  test JMJS 09.7.20 1791 71  test JMJS 09.7.20 1951 70  test JMJS 09.7.20 2038 69  test JMJS 09.7.20 2089 68  test JMJS 09.7.20 2025 67  test JMJS 09.7.20 1963 66  test JMJS 09.7.20 1906 65  test JMJS 09.7.20 2028 64  test JMJS 09.7.20 2221 63  test JMJS 09.7.20 2261 62  test JMJS 09.7.20 2150 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3936 60  test JMJS 09.7.20 1723 59  test JMJS 09.7.20 2082 58  test JMJS 09.7.20 1985 57  test JMJS 09.7.20 1952 56  test JMJS 09.7.20 1987 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2431 54  [verilog]create_generated_clock JMJS 15.4.28 2416 53  [Verilog]JDIFF JMJS 14.7.4 1821 52  [verilog]parameter definition JMJS 14.3.5 2100 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5036 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2689 49  Verdi JMJS 10.4.22 3584 48  draw hexa JMJS 10.4.9 2081 47  asfifo - Async FIFO JMJS 10.4.8 1940 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3623 45  synplify batch JMJS 10.3.8 2815 44  ÀüÀڽðè Type A JMJS 08.11.28 2310 43  I2C Webpage JMJS 08.2.25 2142 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6243 41  [Verilog]vstring JMJS 17.9.27 2351 40  Riviera Simple Case JMJS 09.4.29 3439 39  [VHDL]DES Example JMJS 07.6.15 3301 38  [verilog]RAM example JMJS 09.6.5 3075 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2315 36  Jamie's VHDL Handbook JMJS 08.11.28 3007 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3587 34  RTL Job JMJS 09.4.29 2524 33  [VHDL]type example - package TYPES JMJS 06.2.2 1972 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9653 30  [verilog]array_module JMJS 05.12.8 2554 29  [verilog-2001]generate JMJS 05.12.8 3696 28  protected JMJS 05.11.18 2358 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3090 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2082 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2712 23  Array Of Array JMJS 04.8.16 2242 22  dumpfile, dumpvars JMJS 04.7.19 3940 21  Vending Machine Jamie 02.12.16 10377 20  Mini Vending Machine1 Jamie 02.12.10 7237 19  Mini Vending Machine Jamie 02.12.6 10075 18  Key Jamie 02.11.29 5282 17  Stop Watch Jamie 02.11.25 5816 16  Mealy Machine Jamie 02.8.29 6994 15  Moore Machine Jamie 02.8.29 18342 14  Up Down Counter Jamie 02.8.29 4366 13  Up Counter Jamie 02.8.29 3054 12  Edge Detecter Jamie 02.8.29 3273 11  Concept4 Jamie 02.8.28 2234 10  Concept3 Jamie 02.8.28 2339 9  Concept2_1 Jamie 02.8.28 2230 8  Concept2 Jamie 02.8.28 2318 7  Concept1 Jamie 02.8.26 2355 6  Tri State Buffer Jamie 02.8.26 3919 5  8x3 Encoder Jamie 02.8.28 4468 4  3x8 Decoder Jamie 02.8.28 4107 3  4bit Comparator Jamie 02.8.26 3479 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5648 1  Two Input Logic Jamie 02.8.26 2737 [1]