¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 342 97  test plusargs value plusargs JMJS 24.9.5 355 96  color text JMJS 24.7.13 402 95  draw_hexa.v JMJS 10.6.17 2553 94  jmjsxram3.v JMJS 10.4.9 2491 93  Verilog document JMJS 11.1.24 3079 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2676 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4119 90  gtkwave PC version JMJS 09.3.30 2504 89  ncsim option example JMJS 08.12.1 4854 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2459 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6560 86  ncverilog option example JMJS 10.6.8 8310 85  [Verilog]Latch example JMJS 08.12.1 3046 84  Pad verilog example JMJS 01.3.16 4996 83  [ModelSim] vector JMJS 01.3.16 2679 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2922 81  [temp]PIPE JMJS 08.10.2 2327 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2406 79  YCbCr2RGB.v JMJS 10.5.12 2580 78  [VHDL]rom64x8 JMJS 09.3.27 2125 77  [function]vector_compare JMJS 02.6.19 2003 76  [function]vector2integer JMJS 02.6.19 2248 75  [VHDL]ram8x4x8 JMJS 08.12.1 1950 74  [¿¹]shift JMJS 02.6.19 2427 73  test JMJS 09.7.20 2283 72  test JMJS 09.7.20 1801 71  test JMJS 09.7.20 2009 70  test JMJS 09.7.20 2088 69  test JMJS 09.7.20 2141 68  test JMJS 09.7.20 2081 67  test JMJS 09.7.20 2016 66  test JMJS 09.7.20 1957 65  test JMJS 09.7.20 2084 64  test JMJS 09.7.20 2262 63  test JMJS 09.7.20 2317 62  test JMJS 09.7.20 2188 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3973 60  test JMJS 09.7.20 1730 59  test JMJS 09.7.20 2122 58  test JMJS 09.7.20 2035 57  test JMJS 09.7.20 1991 56  test JMJS 09.7.20 2039 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2440 54  [verilog]create_generated_clock JMJS 15.4.28 2436 53  [Verilog]JDIFF JMJS 14.7.4 1877 52  [verilog]parameter definition JMJS 14.3.5 2146 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5090 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2707 49  Verdi JMJS 10.4.22 3634 48  draw hexa JMJS 10.4.9 2098 47  asfifo - Async FIFO JMJS 10.4.8 1961 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3649 45  synplify batch JMJS 10.3.8 2858 44  ÀüÀڽðè Type A JMJS 08.11.28 2368 43  I2C Webpage JMJS 08.2.25 2185 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6256 41  [Verilog]vstring JMJS 17.9.27 2377 40  Riviera Simple Case JMJS 09.4.29 3463 39  [VHDL]DES Example JMJS 07.6.15 3356 38  [verilog]RAM example JMJS 09.6.5 3119 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2358 36  Jamie's VHDL Handbook JMJS 08.11.28 3052 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3639 34  RTL Job JMJS 09.4.29 2572 33  [VHDL]type example - package TYPES JMJS 06.2.2 1989 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9689 30  [verilog]array_module JMJS 05.12.8 2590 29  [verilog-2001]generate JMJS 05.12.8 3738 28  protected JMJS 05.11.18 2413 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3123 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2100 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2735 23  Array Of Array JMJS 04.8.16 2278 22  dumpfile, dumpvars JMJS 04.7.19 3980 21  Vending Machine Jamie 02.12.16 10420 20  Mini Vending Machine1 Jamie 02.12.10 7277 19  Mini Vending Machine Jamie 02.12.6 10106 18  Key Jamie 02.11.29 5318 17  Stop Watch Jamie 02.11.25 5832 16  Mealy Machine Jamie 02.8.29 7043 15  Moore Machine Jamie 02.8.29 18377 14  Up Down Counter Jamie 02.8.29 4418 13  Up Counter Jamie 02.8.29 3113 12  Edge Detecter Jamie 02.8.29 3318 11  Concept4 Jamie 02.8.28 2245 10  Concept3 Jamie 02.8.28 2378 9  Concept2_1 Jamie 02.8.28 2269 8  Concept2 Jamie 02.8.28 2354 7  Concept1 Jamie 02.8.26 2362 6  Tri State Buffer Jamie 02.8.26 3967 5  8x3 Encoder Jamie 02.8.28 4514 4  3x8 Decoder Jamie 02.8.28 4144 3  4bit Comparator Jamie 02.8.26 3528 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5656 1  Two Input Logic Jamie 02.8.26 2784 [1]