¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 364 97  test plusargs value plusargs JMJS 24.9.5 374 96  color text JMJS 24.7.13 423 95  draw_hexa.v JMJS 10.6.17 2573 94  jmjsxram3.v JMJS 10.4.9 2565 93  Verilog document JMJS 11.1.24 3130 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2743 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4164 90  gtkwave PC version JMJS 09.3.30 2546 89  ncsim option example JMJS 08.12.1 4901 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2505 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6579 86  ncverilog option example JMJS 10.6.8 8373 85  [Verilog]Latch example JMJS 08.12.1 3108 84  Pad verilog example JMJS 01.3.16 5057 83  [ModelSim] vector JMJS 01.3.16 2726 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2972 81  [temp]PIPE JMJS 08.10.2 2386 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2474 79  YCbCr2RGB.v JMJS 10.5.12 2605 78  [VHDL]rom64x8 JMJS 09.3.27 2185 77  [function]vector_compare JMJS 02.6.19 2025 76  [function]vector2integer JMJS 02.6.19 2313 75  [VHDL]ram8x4x8 JMJS 08.12.1 1992 74  [¿¹]shift JMJS 02.6.19 2461 73  test JMJS 09.7.20 2345 72  test JMJS 09.7.20 1815 71  test JMJS 09.7.20 2078 70  test JMJS 09.7.20 2159 69  test JMJS 09.7.20 2193 68  test JMJS 09.7.20 2137 67  test JMJS 09.7.20 2077 66  test JMJS 09.7.20 2041 65  test JMJS 09.7.20 2151 64  test JMJS 09.7.20 2307 63  test JMJS 09.7.20 2375 62  test JMJS 09.7.20 2270 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 4052 60  test JMJS 09.7.20 1748 59  test JMJS 09.7.20 2199 58  test JMJS 09.7.20 2113 57  test JMJS 09.7.20 2056 56  test JMJS 09.7.20 2118 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2459 54  [verilog]create_generated_clock JMJS 15.4.28 2462 53  [Verilog]JDIFF JMJS 14.7.4 1934 52  [verilog]parameter definition JMJS 14.3.5 2212 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5165 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2723 49  Verdi JMJS 10.4.22 3663 48  draw hexa JMJS 10.4.9 2113 47  asfifo - Async FIFO JMJS 10.4.8 1985 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3696 45  synplify batch JMJS 10.3.8 2899 44  ÀüÀڽðè Type A JMJS 08.11.28 2437 43  I2C Webpage JMJS 08.2.25 2265 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6270 41  [Verilog]vstring JMJS 17.9.27 2417 40  Riviera Simple Case JMJS 09.4.29 3516 39  [VHDL]DES Example JMJS 07.6.15 3432 38  [verilog]RAM example JMJS 09.6.5 3205 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2435 36  Jamie's VHDL Handbook JMJS 08.11.28 3092 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3703 34  RTL Job JMJS 09.4.29 2627 33  [VHDL]type example - package TYPES JMJS 06.2.2 2010 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9739 30  [verilog]array_module JMJS 05.12.8 2653 29  [verilog-2001]generate JMJS 05.12.8 3804 28  protected JMJS 05.11.18 2494 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3170 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2121 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2800 23  Array Of Array JMJS 04.8.16 2331 22  dumpfile, dumpvars JMJS 04.7.19 4043 21  Vending Machine Jamie 02.12.16 10468 20  Mini Vending Machine1 Jamie 02.12.10 7363 19  Mini Vending Machine Jamie 02.12.6 10141 18  Key Jamie 02.11.29 5377 17  Stop Watch Jamie 02.11.25 5850 16  Mealy Machine Jamie 02.8.29 7087 15  Moore Machine Jamie 02.8.29 18438 14  Up Down Counter Jamie 02.8.29 4499 13  Up Counter Jamie 02.8.29 3179 12  Edge Detecter Jamie 02.8.29 3378 11  Concept4 Jamie 02.8.28 2259 10  Concept3 Jamie 02.8.28 2435 9  Concept2_1 Jamie 02.8.28 2301 8  Concept2 Jamie 02.8.28 2379 7  Concept1 Jamie 02.8.26 2377 6  Tri State Buffer Jamie 02.8.26 4028 5  8x3 Encoder Jamie 02.8.28 4594 4  3x8 Decoder Jamie 02.8.28 4226 3  4bit Comparator Jamie 02.8.26 3597 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5673 1  Two Input Logic Jamie 02.8.26 2846 [1]