¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 297 97  test plusargs value plusargs JMJS 24.9.5 333 96  color text JMJS 24.7.13 354 95  draw_hexa.v JMJS 10.6.17 2528 94  jmjsxram3.v JMJS 10.4.9 2372 93  Verilog document JMJS 11.1.24 2978 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2551 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3976 90  gtkwave PC version JMJS 09.3.30 2345 89  ncsim option example JMJS 08.12.1 4717 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2321 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6530 86  ncverilog option example JMJS 10.6.8 8173 85  [Verilog]Latch example JMJS 08.12.1 2914 84  Pad verilog example JMJS 01.3.16 4854 83  [ModelSim] vector JMJS 01.3.16 2535 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2803 81  [temp]PIPE JMJS 08.10.2 2190 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2275 79  YCbCr2RGB.v JMJS 10.5.12 2463 78  [VHDL]rom64x8 JMJS 09.3.27 2030 77  [function]vector_compare JMJS 02.6.19 1931 76  [function]vector2integer JMJS 02.6.19 2114 75  [VHDL]ram8x4x8 JMJS 08.12.1 1895 74  [¿¹]shift JMJS 02.6.19 2322 73  test JMJS 09.7.20 2140 72  test JMJS 09.7.20 1778 71  test JMJS 09.7.20 1863 70  test JMJS 09.7.20 1958 69  test JMJS 09.7.20 2000 68  test JMJS 09.7.20 1934 67  test JMJS 09.7.20 1874 66  test JMJS 09.7.20 1823 65  test JMJS 09.7.20 1925 64  test JMJS 09.7.20 2138 63  test JMJS 09.7.20 2165 62  test JMJS 09.7.20 2079 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3863 60  test JMJS 09.7.20 1714 59  test JMJS 09.7.20 1964 58  test JMJS 09.7.20 1906 57  test JMJS 09.7.20 1870 56  test JMJS 09.7.20 1913 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2419 54  [verilog]create_generated_clock JMJS 15.4.28 2388 53  [Verilog]JDIFF JMJS 14.7.4 1724 52  [verilog]parameter definition JMJS 14.3.5 2018 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4954 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2660 49  Verdi JMJS 10.4.22 3485 48  draw hexa JMJS 10.4.9 2030 47  asfifo - Async FIFO JMJS 10.4.8 1899 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3574 45  synplify batch JMJS 10.3.8 2718 44  ÀüÀڽðè Type A JMJS 08.11.28 2230 43  I2C Webpage JMJS 08.2.25 2066 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6215 41  [Verilog]vstring JMJS 17.9.27 2281 40  Riviera Simple Case JMJS 09.4.29 3370 39  [VHDL]DES Example JMJS 07.6.15 3212 38  [verilog]RAM example JMJS 09.6.5 2987 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2245 36  Jamie's VHDL Handbook JMJS 08.11.28 2905 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3513 34  RTL Job JMJS 09.4.29 2414 33  [VHDL]type example - package TYPES JMJS 06.2.2 1952 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9580 30  [verilog]array_module JMJS 05.12.8 2472 29  [verilog-2001]generate JMJS 05.12.8 3610 28  protected JMJS 05.11.18 2259 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3035 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2032 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2657 23  Array Of Array JMJS 04.8.16 2179 22  dumpfile, dumpvars JMJS 04.7.19 3844 21  Vending Machine Jamie 02.12.16 10289 20  Mini Vending Machine1 Jamie 02.12.10 7168 19  Mini Vending Machine Jamie 02.12.6 10014 18  Key Jamie 02.11.29 5186 17  Stop Watch Jamie 02.11.25 5792 16  Mealy Machine Jamie 02.8.29 6928 15  Moore Machine Jamie 02.8.29 18264 14  Up Down Counter Jamie 02.8.29 4282 13  Up Counter Jamie 02.8.29 2976 12  Edge Detecter Jamie 02.8.29 3196 11  Concept4 Jamie 02.8.28 2216 10  Concept3 Jamie 02.8.28 2267 9  Concept2_1 Jamie 02.8.28 2162 8  Concept2 Jamie 02.8.28 2250 7  Concept1 Jamie 02.8.26 2344 6  Tri State Buffer Jamie 02.8.26 3809 5  8x3 Encoder Jamie 02.8.28 4411 4  3x8 Decoder Jamie 02.8.28 4036 3  4bit Comparator Jamie 02.8.26 3418 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5638 1  Two Input Logic Jamie 02.8.26 2660 [1]