¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 215 97  test plusargs value plusargs JMJS 24.9.5 274 96  color text JMJS 24.7.13 277 95  draw_hexa.v JMJS 10.6.17 2482 94  jmjsxram3.v JMJS 10.4.9 2232 93  Verilog document JMJS 11.1.24 2837 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2425 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3844 90  gtkwave PC version JMJS 09.3.30 2190 89  ncsim option example JMJS 08.12.1 4567 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2198 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6476 86  ncverilog option example JMJS 10.6.8 8041 85  [Verilog]Latch example JMJS 08.12.1 2782 84  Pad verilog example JMJS 01.3.16 4702 83  [ModelSim] vector JMJS 01.3.16 2400 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2684 81  [temp]PIPE JMJS 08.10.2 2041 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2133 79  YCbCr2RGB.v JMJS 10.5.12 2346 78  [VHDL]rom64x8 JMJS 09.3.27 1927 77  [function]vector_compare JMJS 02.6.19 1852 76  [function]vector2integer JMJS 02.6.19 1961 75  [VHDL]ram8x4x8 JMJS 08.12.1 1823 74  [¿¹]shift JMJS 02.6.19 2212 73  test JMJS 09.7.20 2004 72  test JMJS 09.7.20 1743 71  test JMJS 09.7.20 1714 70  test JMJS 09.7.20 1810 69  test JMJS 09.7.20 1853 68  test JMJS 09.7.20 1799 67  test JMJS 09.7.20 1710 66  test JMJS 09.7.20 1694 65  test JMJS 09.7.20 1791 64  test JMJS 09.7.20 2002 63  test JMJS 09.7.20 2023 62  test JMJS 09.7.20 1945 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3744 60  test JMJS 09.7.20 1674 59  test JMJS 09.7.20 1809 58  test JMJS 09.7.20 1782 57  test JMJS 09.7.20 1740 56  test JMJS 09.7.20 1786 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2356 54  [verilog]create_generated_clock JMJS 15.4.28 2335 53  [Verilog]JDIFF JMJS 14.7.4 1601 52  [verilog]parameter definition JMJS 14.3.5 1889 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4845 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2601 49  Verdi JMJS 10.4.22 3352 48  draw hexa JMJS 10.4.9 1957 47  asfifo - Async FIFO JMJS 10.4.8 1810 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3464 45  synplify batch JMJS 10.3.8 2571 44  ÀüÀڽðè Type A JMJS 08.11.28 2086 43  I2C Webpage JMJS 08.2.25 1933 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6086 41  [Verilog]vstring JMJS 17.9.27 2164 40  Riviera Simple Case JMJS 09.4.29 3284 39  [VHDL]DES Example JMJS 07.6.15 3069 38  [verilog]RAM example JMJS 09.6.5 2833 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2112 36  Jamie's VHDL Handbook JMJS 08.11.28 2776 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3402 34  RTL Job JMJS 09.4.29 2244 33  [VHDL]type example - package TYPES JMJS 06.2.2 1884 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9446 30  [verilog]array_module JMJS 05.12.8 2380 29  [verilog-2001]generate JMJS 05.12.8 3470 28  protected JMJS 05.11.18 2142 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2952 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1944 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2566 23  Array Of Array JMJS 04.8.16 2083 22  dumpfile, dumpvars JMJS 04.7.19 3702 21  Vending Machine Jamie 02.12.16 10160 20  Mini Vending Machine1 Jamie 02.12.10 7050 19  Mini Vending Machine Jamie 02.12.6 9901 18  Key Jamie 02.11.29 5057 17  Stop Watch Jamie 02.11.25 5728 16  Mealy Machine Jamie 02.8.29 6812 15  Moore Machine Jamie 02.8.29 18085 14  Up Down Counter Jamie 02.8.29 4153 13  Up Counter Jamie 02.8.29 2844 12  Edge Detecter Jamie 02.8.29 3065 11  Concept4 Jamie 02.8.28 2154 10  Concept3 Jamie 02.8.28 2158 9  Concept2_1 Jamie 02.8.28 2046 8  Concept2 Jamie 02.8.28 2136 7  Concept1 Jamie 02.8.26 2308 6  Tri State Buffer Jamie 02.8.26 3640 5  8x3 Encoder Jamie 02.8.28 4252 4  3x8 Decoder Jamie 02.8.28 3914 3  4bit Comparator Jamie 02.8.26 3299 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5602 1  Two Input Logic Jamie 02.8.26 2542 [1]