¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 326 97  test plusargs value plusargs JMJS 24.9.5 346 96  color text JMJS 24.7.13 381 95  draw_hexa.v JMJS 10.6.17 2538 94  jmjsxram3.v JMJS 10.4.9 2426 93  Verilog document JMJS 11.1.24 3026 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2616 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4049 90  gtkwave PC version JMJS 09.3.30 2415 89  ncsim option example JMJS 08.12.1 4782 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2380 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6544 86  ncverilog option example JMJS 10.6.8 8241 85  [Verilog]Latch example JMJS 08.12.1 2981 84  Pad verilog example JMJS 01.3.16 4916 83  [ModelSim] vector JMJS 01.3.16 2606 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2856 81  [temp]PIPE JMJS 08.10.2 2252 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2331 79  YCbCr2RGB.v JMJS 10.5.12 2527 78  [VHDL]rom64x8 JMJS 09.3.27 2076 77  [function]vector_compare JMJS 02.6.19 1977 76  [function]vector2integer JMJS 02.6.19 2179 75  [VHDL]ram8x4x8 JMJS 08.12.1 1915 74  [¿¹]shift JMJS 02.6.19 2369 73  test JMJS 09.7.20 2212 72  test JMJS 09.7.20 1789 71  test JMJS 09.7.20 1927 70  test JMJS 09.7.20 2024 69  test JMJS 09.7.20 2069 68  test JMJS 09.7.20 2000 67  test JMJS 09.7.20 1937 66  test JMJS 09.7.20 1887 65  test JMJS 09.7.20 2005 64  test JMJS 09.7.20 2201 63  test JMJS 09.7.20 2234 62  test JMJS 09.7.20 2130 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3922 60  test JMJS 09.7.20 1722 59  test JMJS 09.7.20 2055 58  test JMJS 09.7.20 1963 57  test JMJS 09.7.20 1929 56  test JMJS 09.7.20 1969 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2428 54  [verilog]create_generated_clock JMJS 15.4.28 2409 53  [Verilog]JDIFF JMJS 14.7.4 1793 52  [verilog]parameter definition JMJS 14.3.5 2080 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5018 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2684 49  Verdi JMJS 10.4.22 3559 48  draw hexa JMJS 10.4.9 2069 47  asfifo - Async FIFO JMJS 10.4.8 1934 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3605 45  synplify batch JMJS 10.3.8 2796 44  ÀüÀڽðè Type A JMJS 08.11.28 2292 43  I2C Webpage JMJS 08.2.25 2124 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6238 41  [Verilog]vstring JMJS 17.9.27 2331 40  Riviera Simple Case JMJS 09.4.29 3425 39  [VHDL]DES Example JMJS 07.6.15 3278 38  [verilog]RAM example JMJS 09.6.5 3057 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2289 36  Jamie's VHDL Handbook JMJS 08.11.28 2985 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3564 34  RTL Job JMJS 09.4.29 2493 33  [VHDL]type example - package TYPES JMJS 06.2.2 1969 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9631 30  [verilog]array_module JMJS 05.12.8 2532 29  [verilog-2001]generate JMJS 05.12.8 3678 28  protected JMJS 05.11.18 2329 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3081 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2071 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2701 23  Array Of Array JMJS 04.8.16 2225 22  dumpfile, dumpvars JMJS 04.7.19 3916 21  Vending Machine Jamie 02.12.16 10353 20  Mini Vending Machine1 Jamie 02.12.10 7224 19  Mini Vending Machine Jamie 02.12.6 10057 18  Key Jamie 02.11.29 5254 17  Stop Watch Jamie 02.11.25 5808 16  Mealy Machine Jamie 02.8.29 6975 15  Moore Machine Jamie 02.8.29 18327 14  Up Down Counter Jamie 02.8.29 4346 13  Up Counter Jamie 02.8.29 3037 12  Edge Detecter Jamie 02.8.29 3249 11  Concept4 Jamie 02.8.28 2228 10  Concept3 Jamie 02.8.28 2316 9  Concept2_1 Jamie 02.8.28 2216 8  Concept2 Jamie 02.8.28 2301 7  Concept1 Jamie 02.8.26 2352 6  Tri State Buffer Jamie 02.8.26 3893 5  8x3 Encoder Jamie 02.8.28 4447 4  3x8 Decoder Jamie 02.8.28 4087 3  4bit Comparator Jamie 02.8.26 3466 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5646 1  Two Input Logic Jamie 02.8.26 2717 [1]