¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 234 97  test plusargs value plusargs JMJS 24.9.5 286 96  color text JMJS 24.7.13 288 95  draw_hexa.v JMJS 10.6.17 2495 94  jmjsxram3.v JMJS 10.4.9 2254 93  Verilog document JMJS 11.1.24 2864 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2452 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3872 90  gtkwave PC version JMJS 09.3.30 2215 89  ncsim option example JMJS 08.12.1 4598 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2224 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6484 86  ncverilog option example JMJS 10.6.8 8065 85  [Verilog]Latch example JMJS 08.12.1 2809 84  Pad verilog example JMJS 01.3.16 4723 83  [ModelSim] vector JMJS 01.3.16 2421 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2707 81  [temp]PIPE JMJS 08.10.2 2072 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2166 79  YCbCr2RGB.v JMJS 10.5.12 2356 78  [VHDL]rom64x8 JMJS 09.3.27 1948 77  [function]vector_compare JMJS 02.6.19 1859 76  [function]vector2integer JMJS 02.6.19 1984 75  [VHDL]ram8x4x8 JMJS 08.12.1 1837 74  [¿¹]shift JMJS 02.6.19 2240 73  test JMJS 09.7.20 2029 72  test JMJS 09.7.20 1751 71  test JMJS 09.7.20 1742 70  test JMJS 09.7.20 1836 69  test JMJS 09.7.20 1881 68  test JMJS 09.7.20 1824 67  test JMJS 09.7.20 1745 66  test JMJS 09.7.20 1726 65  test JMJS 09.7.20 1817 64  test JMJS 09.7.20 2025 63  test JMJS 09.7.20 2044 62  test JMJS 09.7.20 1968 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3766 60  test JMJS 09.7.20 1683 59  test JMJS 09.7.20 1838 58  test JMJS 09.7.20 1812 57  test JMJS 09.7.20 1763 56  test JMJS 09.7.20 1816 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2370 54  [verilog]create_generated_clock JMJS 15.4.28 2344 53  [Verilog]JDIFF JMJS 14.7.4 1613 52  [verilog]parameter definition JMJS 14.3.5 1917 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4869 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2609 49  Verdi JMJS 10.4.22 3378 48  draw hexa JMJS 10.4.9 1970 47  asfifo - Async FIFO JMJS 10.4.8 1828 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3487 45  synplify batch JMJS 10.3.8 2599 44  ÀüÀڽðè Type A JMJS 08.11.28 2118 43  I2C Webpage JMJS 08.2.25 1958 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6108 41  [Verilog]vstring JMJS 17.9.27 2184 40  Riviera Simple Case JMJS 09.4.29 3303 39  [VHDL]DES Example JMJS 07.6.15 3099 38  [verilog]RAM example JMJS 09.6.5 2859 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2141 36  Jamie's VHDL Handbook JMJS 08.11.28 2805 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3425 34  RTL Job JMJS 09.4.29 2270 33  [VHDL]type example - package TYPES JMJS 06.2.2 1893 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9473 30  [verilog]array_module JMJS 05.12.8 2403 29  [verilog-2001]generate JMJS 05.12.8 3505 28  protected JMJS 05.11.18 2167 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2964 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1951 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2588 23  Array Of Array JMJS 04.8.16 2105 22  dumpfile, dumpvars JMJS 04.7.19 3728 21  Vending Machine Jamie 02.12.16 10185 20  Mini Vending Machine1 Jamie 02.12.10 7070 19  Mini Vending Machine Jamie 02.12.6 9926 18  Key Jamie 02.11.29 5081 17  Stop Watch Jamie 02.11.25 5736 16  Mealy Machine Jamie 02.8.29 6835 15  Moore Machine Jamie 02.8.29 18136 14  Up Down Counter Jamie 02.8.29 4176 13  Up Counter Jamie 02.8.29 2864 12  Edge Detecter Jamie 02.8.29 3093 11  Concept4 Jamie 02.8.28 2161 10  Concept3 Jamie 02.8.28 2184 9  Concept2_1 Jamie 02.8.28 2065 8  Concept2 Jamie 02.8.28 2159 7  Concept1 Jamie 02.8.26 2315 6  Tri State Buffer Jamie 02.8.26 3667 5  8x3 Encoder Jamie 02.8.28 4285 4  3x8 Decoder Jamie 02.8.28 3939 3  4bit Comparator Jamie 02.8.26 3321 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5609 1  Two Input Logic Jamie 02.8.26 2571 [1]