¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 202 97  test plusargs value plusargs JMJS 24.9.5 262 96  color text JMJS 24.7.13 264 95  draw_hexa.v JMJS 10.6.17 2470 94  jmjsxram3.v JMJS 10.4.9 2215 93  Verilog document JMJS 11.1.24 2818 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2406 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3823 90  gtkwave PC version JMJS 09.3.30 2168 89  ncsim option example JMJS 08.12.1 4548 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2176 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6469 86  ncverilog option example JMJS 10.6.8 8022 85  [Verilog]Latch example JMJS 08.12.1 2761 84  Pad verilog example JMJS 01.3.16 4683 83  [ModelSim] vector JMJS 01.3.16 2380 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2664 81  [temp]PIPE JMJS 08.10.2 2025 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2108 79  YCbCr2RGB.v JMJS 10.5.12 2333 78  [VHDL]rom64x8 JMJS 09.3.27 1910 77  [function]vector_compare JMJS 02.6.19 1844 76  [function]vector2integer JMJS 02.6.19 1948 75  [VHDL]ram8x4x8 JMJS 08.12.1 1811 74  [¿¹]shift JMJS 02.6.19 2191 73  test JMJS 09.7.20 1985 72  test JMJS 09.7.20 1735 71  test JMJS 09.7.20 1696 70  test JMJS 09.7.20 1795 69  test JMJS 09.7.20 1835 68  test JMJS 09.7.20 1780 67  test JMJS 09.7.20 1695 66  test JMJS 09.7.20 1674 65  test JMJS 09.7.20 1776 64  test JMJS 09.7.20 1982 63  test JMJS 09.7.20 2007 62  test JMJS 09.7.20 1916 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3722 60  test JMJS 09.7.20 1669 59  test JMJS 09.7.20 1792 58  test JMJS 09.7.20 1758 57  test JMJS 09.7.20 1725 56  test JMJS 09.7.20 1771 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2346 54  [verilog]create_generated_clock JMJS 15.4.28 2329 53  [Verilog]JDIFF JMJS 14.7.4 1593 52  [verilog]parameter definition JMJS 14.3.5 1878 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4830 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2594 49  Verdi JMJS 10.4.22 3332 48  draw hexa JMJS 10.4.9 1947 47  asfifo - Async FIFO JMJS 10.4.8 1796 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3448 45  synplify batch JMJS 10.3.8 2555 44  ÀüÀڽðè Type A JMJS 08.11.28 2074 43  I2C Webpage JMJS 08.2.25 1918 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6069 41  [Verilog]vstring JMJS 17.9.27 2149 40  Riviera Simple Case JMJS 09.4.29 3275 39  [VHDL]DES Example JMJS 07.6.15 3046 38  [verilog]RAM example JMJS 09.6.5 2815 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2096 36  Jamie's VHDL Handbook JMJS 08.11.28 2760 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3387 34  RTL Job JMJS 09.4.29 2224 33  [VHDL]type example - package TYPES JMJS 06.2.2 1877 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9427 30  [verilog]array_module JMJS 05.12.8 2366 29  [verilog-2001]generate JMJS 05.12.8 3453 28  protected JMJS 05.11.18 2124 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2936 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1936 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2551 23  Array Of Array JMJS 04.8.16 2065 22  dumpfile, dumpvars JMJS 04.7.19 3682 21  Vending Machine Jamie 02.12.16 10141 20  Mini Vending Machine1 Jamie 02.12.10 7029 19  Mini Vending Machine Jamie 02.12.6 9886 18  Key Jamie 02.11.29 5044 17  Stop Watch Jamie 02.11.25 5718 16  Mealy Machine Jamie 02.8.29 6802 15  Moore Machine Jamie 02.8.29 18061 14  Up Down Counter Jamie 02.8.29 4137 13  Up Counter Jamie 02.8.29 2830 12  Edge Detecter Jamie 02.8.29 3048 11  Concept4 Jamie 02.8.28 2148 10  Concept3 Jamie 02.8.28 2141 9  Concept2_1 Jamie 02.8.28 2027 8  Concept2 Jamie 02.8.28 2119 7  Concept1 Jamie 02.8.26 2302 6  Tri State Buffer Jamie 02.8.26 3616 5  8x3 Encoder Jamie 02.8.28 4238 4  3x8 Decoder Jamie 02.8.28 3902 3  4bit Comparator Jamie 02.8.26 3285 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5593 1  Two Input Logic Jamie 02.8.26 2523 [1]