¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 211 97  test plusargs value plusargs JMJS 24.9.5 271 96  color text JMJS 24.7.13 271 95  draw_hexa.v JMJS 10.6.17 2476 94  jmjsxram3.v JMJS 10.4.9 2226 93  Verilog document JMJS 11.1.24 2827 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2416 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3835 90  gtkwave PC version JMJS 09.3.30 2180 89  ncsim option example JMJS 08.12.1 4559 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2188 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6474 86  ncverilog option example JMJS 10.6.8 8032 85  [Verilog]Latch example JMJS 08.12.1 2774 84  Pad verilog example JMJS 01.3.16 4696 83  [ModelSim] vector JMJS 01.3.16 2390 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2675 81  [temp]PIPE JMJS 08.10.2 2035 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2119 79  YCbCr2RGB.v JMJS 10.5.12 2342 78  [VHDL]rom64x8 JMJS 09.3.27 1919 77  [function]vector_compare JMJS 02.6.19 1847 76  [function]vector2integer JMJS 02.6.19 1953 75  [VHDL]ram8x4x8 JMJS 08.12.1 1819 74  [¿¹]shift JMJS 02.6.19 2201 73  test JMJS 09.7.20 1995 72  test JMJS 09.7.20 1739 71  test JMJS 09.7.20 1706 70  test JMJS 09.7.20 1801 69  test JMJS 09.7.20 1842 68  test JMJS 09.7.20 1788 67  test JMJS 09.7.20 1700 66  test JMJS 09.7.20 1685 65  test JMJS 09.7.20 1784 64  test JMJS 09.7.20 1992 63  test JMJS 09.7.20 2013 62  test JMJS 09.7.20 1930 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3732 60  test JMJS 09.7.20 1672 59  test JMJS 09.7.20 1800 58  test JMJS 09.7.20 1768 57  test JMJS 09.7.20 1729 56  test JMJS 09.7.20 1776 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2352 54  [verilog]create_generated_clock JMJS 15.4.28 2331 53  [Verilog]JDIFF JMJS 14.7.4 1595 52  [verilog]parameter definition JMJS 14.3.5 1883 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4836 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2596 49  Verdi JMJS 10.4.22 3342 48  draw hexa JMJS 10.4.9 1952 47  asfifo - Async FIFO JMJS 10.4.8 1803 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3454 45  synplify batch JMJS 10.3.8 2563 44  ÀüÀڽðè Type A JMJS 08.11.28 2078 43  I2C Webpage JMJS 08.2.25 1923 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6077 41  [Verilog]vstring JMJS 17.9.27 2155 40  Riviera Simple Case JMJS 09.4.29 3280 39  [VHDL]DES Example JMJS 07.6.15 3055 38  [verilog]RAM example JMJS 09.6.5 2823 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2104 36  Jamie's VHDL Handbook JMJS 08.11.28 2769 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3394 34  RTL Job JMJS 09.4.29 2232 33  [VHDL]type example - package TYPES JMJS 06.2.2 1881 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9437 30  [verilog]array_module JMJS 05.12.8 2370 29  [verilog-2001]generate JMJS 05.12.8 3461 28  protected JMJS 05.11.18 2133 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2944 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1940 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2557 23  Array Of Array JMJS 04.8.16 2073 22  dumpfile, dumpvars JMJS 04.7.19 3690 21  Vending Machine Jamie 02.12.16 10150 20  Mini Vending Machine1 Jamie 02.12.10 7040 19  Mini Vending Machine Jamie 02.12.6 9894 18  Key Jamie 02.11.29 5051 17  Stop Watch Jamie 02.11.25 5722 16  Mealy Machine Jamie 02.8.29 6806 15  Moore Machine Jamie 02.8.29 18073 14  Up Down Counter Jamie 02.8.29 4149 13  Up Counter Jamie 02.8.29 2836 12  Edge Detecter Jamie 02.8.29 3056 11  Concept4 Jamie 02.8.28 2152 10  Concept3 Jamie 02.8.28 2151 9  Concept2_1 Jamie 02.8.28 2038 8  Concept2 Jamie 02.8.28 2129 7  Concept1 Jamie 02.8.26 2306 6  Tri State Buffer Jamie 02.8.26 3622 5  8x3 Encoder Jamie 02.8.28 4244 4  3x8 Decoder Jamie 02.8.28 3906 3  4bit Comparator Jamie 02.8.26 3290 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5597 1  Two Input Logic Jamie 02.8.26 2533 [1]