¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 331 97  test plusargs value plusargs JMJS 24.9.5 348 96  color text JMJS 24.7.13 388 95  draw_hexa.v JMJS 10.6.17 2543 94  jmjsxram3.v JMJS 10.4.9 2449 93  Verilog document JMJS 11.1.24 3043 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2630 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 4070 90  gtkwave PC version JMJS 09.3.30 2434 89  ncsim option example JMJS 08.12.1 4798 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2400 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6546 86  ncverilog option example JMJS 10.6.8 8261 85  [Verilog]Latch example JMJS 08.12.1 3002 84  Pad verilog example JMJS 01.3.16 4940 83  [ModelSim] vector JMJS 01.3.16 2624 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2870 81  [temp]PIPE JMJS 08.10.2 2271 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2349 79  YCbCr2RGB.v JMJS 10.5.12 2540 78  [VHDL]rom64x8 JMJS 09.3.27 2095 77  [function]vector_compare JMJS 02.6.19 1988 76  [function]vector2integer JMJS 02.6.19 2198 75  [VHDL]ram8x4x8 JMJS 08.12.1 1926 74  [¿¹]shift JMJS 02.6.19 2386 73  test JMJS 09.7.20 2234 72  test JMJS 09.7.20 1791 71  test JMJS 09.7.20 1948 70  test JMJS 09.7.20 2037 69  test JMJS 09.7.20 2084 68  test JMJS 09.7.20 2021 67  test JMJS 09.7.20 1958 66  test JMJS 09.7.20 1903 65  test JMJS 09.7.20 2026 64  test JMJS 09.7.20 2217 63  test JMJS 09.7.20 2257 62  test JMJS 09.7.20 2145 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3933 60  test JMJS 09.7.20 1723 59  test JMJS 09.7.20 2074 58  test JMJS 09.7.20 1983 57  test JMJS 09.7.20 1949 56  test JMJS 09.7.20 1985 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2430 54  [verilog]create_generated_clock JMJS 15.4.28 2415 53  [Verilog]JDIFF JMJS 14.7.4 1818 52  [verilog]parameter definition JMJS 14.3.5 2097 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 5033 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2689 49  Verdi JMJS 10.4.22 3581 48  draw hexa JMJS 10.4.9 2079 47  asfifo - Async FIFO JMJS 10.4.8 1939 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3622 45  synplify batch JMJS 10.3.8 2814 44  ÀüÀڽðè Type A JMJS 08.11.28 2308 43  I2C Webpage JMJS 08.2.25 2140 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6243 41  [Verilog]vstring JMJS 17.9.27 2346 40  Riviera Simple Case JMJS 09.4.29 3438 39  [VHDL]DES Example JMJS 07.6.15 3297 38  [verilog]RAM example JMJS 09.6.5 3073 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2313 36  Jamie's VHDL Handbook JMJS 08.11.28 3005 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3582 34  RTL Job JMJS 09.4.29 2521 33  [VHDL]type example - package TYPES JMJS 06.2.2 1972 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9649 30  [verilog]array_module JMJS 05.12.8 2551 29  [verilog-2001]generate JMJS 05.12.8 3696 28  protected JMJS 05.11.18 2355 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3087 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2081 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2711 23  Array Of Array JMJS 04.8.16 2241 22  dumpfile, dumpvars JMJS 04.7.19 3934 21  Vending Machine Jamie 02.12.16 10375 20  Mini Vending Machine1 Jamie 02.12.10 7236 19  Mini Vending Machine Jamie 02.12.6 10074 18  Key Jamie 02.11.29 5278 17  Stop Watch Jamie 02.11.25 5815 16  Mealy Machine Jamie 02.8.29 6992 15  Moore Machine Jamie 02.8.29 18340 14  Up Down Counter Jamie 02.8.29 4364 13  Up Counter Jamie 02.8.29 3050 12  Edge Detecter Jamie 02.8.29 3268 11  Concept4 Jamie 02.8.28 2234 10  Concept3 Jamie 02.8.28 2335 9  Concept2_1 Jamie 02.8.28 2228 8  Concept2 Jamie 02.8.28 2315 7  Concept1 Jamie 02.8.26 2355 6  Tri State Buffer Jamie 02.8.26 3917 5  8x3 Encoder Jamie 02.8.28 4464 4  3x8 Decoder Jamie 02.8.28 4104 3  4bit Comparator Jamie 02.8.26 3478 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5648 1  Two Input Logic Jamie 02.8.26 2732 [1]