¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 171 97  test plusargs value plusargs JMJS 24.9.5 240 96  color text JMJS 24.7.13 242 95  draw_hexa.v JMJS 10.6.17 2445 94  jmjsxram3.v JMJS 10.4.9 2173 93  Verilog document JMJS 11.1.24 2780 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2368 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3784 90  gtkwave PC version JMJS 09.3.30 2115 89  ncsim option example JMJS 08.12.1 4507 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2139 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6449 86  ncverilog option example JMJS 10.6.8 7958 85  [Verilog]Latch example JMJS 08.12.1 2721 84  Pad verilog example JMJS 01.3.16 4651 83  [ModelSim] vector JMJS 01.3.16 2336 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2622 81  [temp]PIPE JMJS 08.10.2 1985 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2060 79  YCbCr2RGB.v JMJS 10.5.12 2291 78  [VHDL]rom64x8 JMJS 09.3.27 1876 77  [function]vector_compare JMJS 02.6.19 1826 76  [function]vector2integer JMJS 02.6.19 1914 75  [VHDL]ram8x4x8 JMJS 08.12.1 1790 74  [¿¹]shift JMJS 02.6.19 2152 73  test JMJS 09.7.20 1943 72  test JMJS 09.7.20 1718 71  test JMJS 09.7.20 1654 70  test JMJS 09.7.20 1751 69  test JMJS 09.7.20 1795 68  test JMJS 09.7.20 1734 67  test JMJS 09.7.20 1646 66  test JMJS 09.7.20 1622 65  test JMJS 09.7.20 1725 64  test JMJS 09.7.20 1949 63  test JMJS 09.7.20 1968 62  test JMJS 09.7.20 1870 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3678 60  test JMJS 09.7.20 1652 59  test JMJS 09.7.20 1751 58  test JMJS 09.7.20 1718 57  test JMJS 09.7.20 1679 56  test JMJS 09.7.20 1716 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2321 54  [verilog]create_generated_clock JMJS 15.4.28 2312 53  [Verilog]JDIFF JMJS 14.7.4 1577 52  [verilog]parameter definition JMJS 14.3.5 1843 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4803 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2576 49  Verdi JMJS 10.4.22 3287 48  draw hexa JMJS 10.4.9 1929 47  asfifo - Async FIFO JMJS 10.4.8 1771 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3403 45  synplify batch JMJS 10.3.8 2506 44  ÀüÀڽðè Type A JMJS 08.11.28 2021 43  I2C Webpage JMJS 08.2.25 1872 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6032 41  [Verilog]vstring JMJS 17.9.27 2115 40  Riviera Simple Case JMJS 09.4.29 3244 39  [VHDL]DES Example JMJS 07.6.15 3001 38  [verilog]RAM example JMJS 09.6.5 2763 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2043 36  Jamie's VHDL Handbook JMJS 08.11.28 2718 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3343 34  RTL Job JMJS 09.4.29 2184 33  [VHDL]type example - package TYPES JMJS 06.2.2 1857 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9391 30  [verilog]array_module JMJS 05.12.8 2326 29  [verilog-2001]generate JMJS 05.12.8 3410 28  protected JMJS 05.11.18 2085 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2898 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1920 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2517 23  Array Of Array JMJS 04.8.16 2034 22  dumpfile, dumpvars JMJS 04.7.19 3636 21  Vending Machine Jamie 02.12.16 10109 20  Mini Vending Machine1 Jamie 02.12.10 6991 19  Mini Vending Machine Jamie 02.12.6 9844 18  Key Jamie 02.11.29 5009 17  Stop Watch Jamie 02.11.25 5701 16  Mealy Machine Jamie 02.8.29 6766 15  Moore Machine Jamie 02.8.29 17992 14  Up Down Counter Jamie 02.8.29 4101 13  Up Counter Jamie 02.8.29 2796 12  Edge Detecter Jamie 02.8.29 3008 11  Concept4 Jamie 02.8.28 2132 10  Concept3 Jamie 02.8.28 2095 9  Concept2_1 Jamie 02.8.28 1978 8  Concept2 Jamie 02.8.28 2071 7  Concept1 Jamie 02.8.26 2284 6  Tri State Buffer Jamie 02.8.26 3571 5  8x3 Encoder Jamie 02.8.28 4192 4  3x8 Decoder Jamie 02.8.28 3859 3  4bit Comparator Jamie 02.8.26 3237 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5576 1  Two Input Logic Jamie 02.8.26 2481 [1]