¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 241 97  test plusargs value plusargs JMJS 24.9.5 292 96  color text JMJS 24.7.13 296 95  draw_hexa.v JMJS 10.6.17 2500 94  jmjsxram3.v JMJS 10.4.9 2262 93  Verilog document JMJS 11.1.24 2873 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2464 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3882 90  gtkwave PC version JMJS 09.3.30 2225 89  ncsim option example JMJS 08.12.1 4607 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2233 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6487 86  ncverilog option example JMJS 10.6.8 8068 85  [Verilog]Latch example JMJS 08.12.1 2820 84  Pad verilog example JMJS 01.3.16 4733 83  [ModelSim] vector JMJS 01.3.16 2428 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2711 81  [temp]PIPE JMJS 08.10.2 2081 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2173 79  YCbCr2RGB.v JMJS 10.5.12 2363 78  [VHDL]rom64x8 JMJS 09.3.27 1952 77  [function]vector_compare JMJS 02.6.19 1862 76  [function]vector2integer JMJS 02.6.19 1991 75  [VHDL]ram8x4x8 JMJS 08.12.1 1840 74  [¿¹]shift JMJS 02.6.19 2248 73  test JMJS 09.7.20 2035 72  test JMJS 09.7.20 1752 71  test JMJS 09.7.20 1750 70  test JMJS 09.7.20 1843 69  test JMJS 09.7.20 1890 68  test JMJS 09.7.20 1835 67  test JMJS 09.7.20 1752 66  test JMJS 09.7.20 1734 65  test JMJS 09.7.20 1825 64  test JMJS 09.7.20 2035 63  test JMJS 09.7.20 2051 62  test JMJS 09.7.20 1974 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3777 60  test JMJS 09.7.20 1684 59  test JMJS 09.7.20 1842 58  test JMJS 09.7.20 1817 57  test JMJS 09.7.20 1774 56  test JMJS 09.7.20 1825 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2374 54  [verilog]create_generated_clock JMJS 15.4.28 2347 53  [Verilog]JDIFF JMJS 14.7.4 1621 52  [verilog]parameter definition JMJS 14.3.5 1926 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4877 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2612 49  Verdi JMJS 10.4.22 3382 48  draw hexa JMJS 10.4.9 1974 47  asfifo - Async FIFO JMJS 10.4.8 1838 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3496 45  synplify batch JMJS 10.3.8 2605 44  ÀüÀڽðè Type A JMJS 08.11.28 2127 43  I2C Webpage JMJS 08.2.25 1967 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6118 41  [Verilog]vstring JMJS 17.9.27 2194 40  Riviera Simple Case JMJS 09.4.29 3312 39  [VHDL]DES Example JMJS 07.6.15 3105 38  [verilog]RAM example JMJS 09.6.5 2869 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2150 36  Jamie's VHDL Handbook JMJS 08.11.28 2817 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3432 34  RTL Job JMJS 09.4.29 2280 33  [VHDL]type example - package TYPES JMJS 06.2.2 1899 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9482 30  [verilog]array_module JMJS 05.12.8 2408 29  [verilog-2001]generate JMJS 05.12.8 3513 28  protected JMJS 05.11.18 2176 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2972 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1954 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2598 23  Array Of Array JMJS 04.8.16 2113 22  dumpfile, dumpvars JMJS 04.7.19 3740 21  Vending Machine Jamie 02.12.16 10194 20  Mini Vending Machine1 Jamie 02.12.10 7077 19  Mini Vending Machine Jamie 02.12.6 9934 18  Key Jamie 02.11.29 5091 17  Stop Watch Jamie 02.11.25 5740 16  Mealy Machine Jamie 02.8.29 6840 15  Moore Machine Jamie 02.8.29 18148 14  Up Down Counter Jamie 02.8.29 4186 13  Up Counter Jamie 02.8.29 2874 12  Edge Detecter Jamie 02.8.29 3104 11  Concept4 Jamie 02.8.28 2164 10  Concept3 Jamie 02.8.28 2189 9  Concept2_1 Jamie 02.8.28 2076 8  Concept2 Jamie 02.8.28 2168 7  Concept1 Jamie 02.8.26 2321 6  Tri State Buffer Jamie 02.8.26 3674 5  8x3 Encoder Jamie 02.8.28 4292 4  3x8 Decoder Jamie 02.8.28 3947 3  4bit Comparator Jamie 02.8.26 3329 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5611 1  Two Input Logic Jamie 02.8.26 2577 [1]